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The primary goal of thermal design in electronics cooling is to achieve effective heat 
removal to increase reliability and life of the components and systems. The initial phase of this 
project focused on cooling of a flip chip package without the use of phase change materials 
(PCM). A flip chip package numerical thermal model was developed and validated. Numerical 
modeling is performed with the commercial computational fluid dynamics (CFD) software 
FLOTHERM for non-PCM simulations and using FLUENT for the PCM studies. Relevant 
thermal performance data for flip chip packages were obtained to demonstrate the effects of 
thermal interface material, lid, heat sink and process variables. Excellent agreement was found 
between the numerical predictions and the measured data. In the second phase of this project, 
application of a novel PCM-based package for passive thermal control of electronic devices was 
investigated experimentally. Two experimental setups, a tall enclosure with uniform and/or 
discrete heat sources applied on the sides for PCM melting studies and another one with a PCM-
filled heat sink setup for cooling of a plastic quad flat package were developed and tested. The 
PCM-based cooling technique is expected to be an attractive thermal management concept for 
transient applications. Effects of various parameters such as power input level, orientation of the 
package to gravity, melting and/or freezing times were studied via numerical simulations.  Flow 
visualization experiments were also made to determine the PCM melting rates. Finally, a two 
dimensional numerical study was conducted to compare simulation results with experimental data.   
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CFD                Computational Fluid Dynamics 
Chip or IC         Integrated Circuit 
PCM  Phase Change Material 
TTM  Transient Thermal Management 
STM  Steady state Thermal Management 
MCM  Multiple Chip Module 
PDA  Personal Digital Assistant 
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k   thermal conductivity (W/m·K) 
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liquid fraction  
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In satisfying the demand for smaller yet more powerful electronic systems, an 
inevitable consequence is increased power densities. This leads to increased cabinet and 
component temperatures unless improvements are made to the cooling performance and 
heat transfer rates. Recent studies into failures of electronic systems estimate that about 
75% of failures are due to excessively high temperatures. The primary goal of thermal 
design of any electronic equipment is to provide effective means of heat removal from all 
three levels; namely package, board and system levels. This can be achieved by either 
active or passive cooling means, or air or liquid cooling to transfer the dissipated heat 
from the electronics device to a heat sink or ambient. With thermal solutions becoming 
more challenging, there is a push for the development of novel hybrid cooling ideas and 
materials to further mitigate the thermal issues facing today's electronics. In these design 
situations, the proven methodology of analytical calculations, modeling, and laboratory 
testing is sometimes bypassed in the search for a quick solution. Evolutionary progress is 
needed in fine-tuning the thermal solution not only at the system level cooling but also at 
every IC package and board level cooling. However, in a rush to implement new 
ideas/materials, thorough testing should not be overlooked in determining thermal 
performance of a solution before implementation. Two types of cooling system are 
considered in this work 
 
one is the conventional one without use of a Phase Change 
Material (PCM). The other includes a PCM, which is relevant to transient applications. In 
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the present primary thermal management study, the focus is on investigating non-PCM 
based cooling on flip package development to match interest of industry and to seek 
novel approaches to using phase change materials (PCM) based passive cooling 
techniques for the application of electronic package and systems.  A survey of literature 
on both non-PCM and PCM based thermal improvement techniques was conducted for 
electronic components of semiconductor industry interest. 
Recent trends in advanced wafer fabrication techniques demand high levels of 
integration of functionality at the integrated circuit (IC) level. These have resulted in 
smaller feature sizes, increased gate count and I/Os with increased power dissipation that 
can exceed heat fluxes of greater than 5 W/cm2 in networking and storage applications.  
Figure 1.1 shows the package technology trends [Jim and Gunin, 2005]. Because all 
circuits operate well within a limited temperature range, packaging must provide 
adequate means for removal of heat. Furthermore, a high operational junction 
temperature decreases device reliability and reduces the operating lifetime of the device. 
As power dissipation increases and the size of the integrated circuits including electronic 
enclosure decreases, novel thermal management techniques are needed to ensure 
adequate cooling to maintain the desired junction temperature of the die even under 
higher temperature ambient environment.   
For high power dissipating devices, a lid is attached on top of the exposed rear side of 
the die. The lid is usually made from a composite material having a high thermal 
conductivity value. The coefficient of thermal expansion (CTE) of the lid is matched to 
that of the die and the substrate, such that the temperature induced stresses are 
minimized. Furthermore, the material for a lid must provide high bulk thermal 
conductivity, low weight, dimensional stability and competitive cost.  
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Figure 1.1 Packaging technology trends 
As an extension several computer-based thermal modeling and experimental studies 
were performed to develop a high thermal performance package fitted with AlSiC lid. 
The CTE of the AlSiC material can be matched to the chip or heat sink by controlling the 
SiC volume fraction in the composite material. Lids with thermal expansion coefficient 
between 7 and 9 ppm/ C are used for direct attachment to the chip and the ceramic 
substrate. The thermal conductivity value varies between 180 and 200 W/mK and the 
density is one-third to one-fifth that of CuMo and CuW, making these materials more 
suited to weight sensitive applications.  
 
Quad flat packages (QFP)  
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Plastic Ball Grid Array (PBGA) packages  
Plastic Ball Grid Array (PBGA) packages with heat spreader  
Flip Chip Ball Grid Array (FC-BGA) packages  
Figure 1.2 Different package types [Source: Electronics Cooling] 
In the industry many designs of package types are driven by the number of i/o 
connections required, electrical and thermal performance, power delivery design, demand 
by the customer to match previous products and cost [Guenin, 2002 and Bennet and 
Sriram, 2006]. Mainly three groups of packages:  low lead count with low cost 
requirements; medium i/o count packages; high electrical performance flip chip packages 
are shown with pictures for better understanding purpose. 
In the article by [Bennet and Sreeram, 2006] provides the typical range of Junction-to-
Ambient Thermal Resistance ( ja) observed for some common integrated circuit 
packages. As a method of comparing and describing the thermal performance of the 
packages, the standard thermal resistances as defined by JEDEC. 
High thermal performance flip chip ceramic ball grid array (FC-CBGA) packages are 
frequently used because of their improved electrical performance in high-end 
applications. Interface contact thermal resistances are identified as a critical issue for the 
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flip chip packages. An extended effort is made to study the effect of interface material 
property changes and assembly issues in particular void on interface thermal resistance 
minimization. This study aims to investigate the effect of package junction to case 
(Theta-JC or JC) thermal performance evaluations on bare die, flat and cup lids packages 
using the validated thermal model which was developed using computational fluid 
dynamics (CFD) based simulation tool FLOTHERM. Thermal performance of a cup/flat 
lid fitted package and bare die packages were investigated for different interface material 
variations on its thermal conductivity and assembly issues primarily on voids. Lower 
Theta-JC performance was observed for the large die size as compared to the smaller die. 
Several parametric studies were carried out to understand the effect of interface bond line 
thickness (BLT), different die sizes, and average void size during the assembly process 
and thermal conductivity on package thermal resistance. This study also incorporates the 
effects of substrate conductivity on junction to board package thermal resistance. 
The use of PCMs for active and passive electronic cooling applications has been 
investigated in recent years by a few researchers. Solid-liquid PCMs are characterized by 
their high latent heat of fusion per unit volume that enables them to absorb considerable 
amount of thermal energy during melting. Since this energy absorption occurs at a 
constant temperature within a short temperature range, at the melting point, PCM s can 
be used in thermal control of electronics. This type of cooling is passive, and useful for 
transient or short-term applications. Among various applications cooling PCMs are being 
used, possible commercial applications such as portable computing and communication 
systems, automotive electronics and avionics are being looking more into this in recent 
times.  Passive cooling applications in semiconductor industry is being actively looked at 
to dissipate heat either periodic heating or transient applications. PCM filled heat sinks 
attached onto the package can hold operating temperature of the chip with certain level 
for certain period of time. As the PCM temperature reaches its melting temperature point, 
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it starts to melt. The dissipated heat from the electronic package is absorbed by the PCM 
as the latent heat of melting. Based on the type of heat dissipation of the electronics, 
PCM can provide thermal control for transient or periodic applications. 
For thermal control of electronics mainly organic paraffin and metallic PCMs are the 
most suitable candidates. There are several hundreds available PCM s in the desired 
melting range of electronics interest viz. between 30 C and 90 C for use in electronic 
thermal control applications. For passive thermal control unit using PCM should posses, 
suitable containment for the PCM to accommodate, heat exchange surface for 
transferring heat to the PCM and from the PCM to the environment and operating 
temperature of the PCM and component. Selection of the PCM and its thermodynamic 
and chemical properties are important for the electronic cooling applications. Cooling 
application need to be understood well before making the PCM selection for given 
applications.  Melting behavior of PCM s in a thin enclosure need to be understood well 
at different times with various heat loads and orientation to enhance the heat transfer. 
Having done experimental tests several computational modeling solutions need to be 
analyzed for various applications for further assessment.  
1.2 Objectives  
The present research aims to perform a series of experiments and model computations 
both on non-PCM based electronic cooling and PCM-based novel cooling approaches by 
melting/visualization inside the enclosures with single uniformly dissipating heat sources 
and/or discrete heat sources. Subsequently, experiments were carried out for cooling 
thermally enhanced plastic quad flat package (TEPQFP) using PCM filled heat sink. The 
objectives of the present studies are as follows.  
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1. In the initial study we investigate the thermal performance of a FC-CBGA package 
with and without lid both in natural and forced convection environments. The thermal 
performance of 35x35 mm CBGA package was evaluated to study the chip junction 
temperatures at different air flow rates, with three different die sizes (5x5mm, 15x15mm 
and 20x20mm) and with different passive heat sinks at various ambient temperatures. 
Selected unidirectional as well as multi-directional passive heat sinks were modeled. 
Active fan-mounted heat sinks were also tested with the package. Thermal measurements 
were performed with a functional die using the electrical test method. An infrared thermal 
imaging instrument was used to measure the case temperature. The effects of the air flow 
regime, which may be laminar or turbulent and inclusion of radiative heat transfer were 
also studied.  A high thermal performance flip chip ceramic ball grid array (FC-CBGA) 
package with an Aluminum Silicon Carbide (AlSiC) lid and one without lid were 
evaluated using the computational fluid dynamics (CFD) technique. 
2. Subsequently, the studies extended to some of various major contributing 
components such as bond line thickness, thermal conductivity of the material and effect 
of voids due to assembly process with selection of few heat spreaders (lids) and thickness 
with and without heat sinks that are critical to thermal management, are investigated. 
Theta-JC and Theta-JB thermal performance of three different FC-CBGA square 
packages (35mm, 22mm and 18mm), using cup lid, flat lid and no lid situations were 
numerically employed. Extensive numerical Theta-JC thermal performance of 35x35 mm 
CBGA package was evaluated with three different die sizes (5x5mm, 15x15mm and 
20x20mm) and with different TIM-I materials. Effects of Theta-JB performance on 
substrate thermal conductivity increase are numerically predicted.  
3. In the second phase of the project, a tall enclosure was designed to investigate 
experimentally the feasibility of PCM for application in the thermal control of portable 
electronic packages. The heat transfer characteristics for various power levels and 
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package orientations to the vertical were determined experimentally. The design of the 
experiments was tuned towards multifunctional portable electronic devices. Some 
examples of this type of devices are cell phones (with camera and PDA capabilities), 
multifunctional PDA, lightweight laptop computers and compact digital cameras. 
Emphasis on such applications is provided in two respects. Firstly, the chip and other 
functional electronic components must be kept below their respective allowable 
temperature at all times during normal operation. Every chip has a different maximum 
operating temperature. The maximum allowable temperature ranges between 85 and 120 
C. Other devices such as high-speed hard drives and plug-in PC cards also suffer from 
malfunction by overheating. Malfunctions of chips can range from temporary degradation 
of performance to total permanent breakdown. In the case of total permanent breakdown 
of chips in portable electronic devices, the cost of repair is usually more then the cost of a 
new device. Secondly, the temperature of the external casing of the portable electronic 
device must never exceed that of the comfort zone of the users.  
4. Towards this objective a series of experiments were conducted to provide detailed 
data on PCM melting by a uniformly dissipating heat source for with different orientation 
and power levels. Flow visualization for melting rate behavior of PCM and infra-red 
thermal imaging techniques for temperature distributions were investigated for various 
heat inputs and orientation.  A subsidiary objective is to compare the experimental results 
with FLUENT simulations for same setups.  Computational models for predicting 
thermal performance of PCM filled enclosure were examined using the enthalpy-porosity 
approach. Also QFP package cooling were experimented by using PCM filled heat sink 
for different heat inputs in natural convection environment.   
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1.3 Scope and Outline of Thesis 
The present work aims at performing experiments and computations of flip chip package 
cooling and melting of PCMs inside enclosures as described below.  
Chapter 1 provides a background on thermal management techniques on flip chip 
package and on PCMs application use for thermal control of electronics. This is followed 
by an objective of this research study.  
Chapter 2 describes the in depth literature survey of studies on flip chip package thermal 
management improvement and PCM melting in enclosures and PCM filled heat sink 
applications.  
Chapter 3 focus is on thermal analysis of flip chip electronic package followed by 
developmental thermal management work on interface thermal characteristics of the 
packages in Chapter 4.   
Chapter 5 and 6 provides the results of experimental and computational studies on PCM 
work for different orientation and input power. Basic numerical simulation studies and 
Flow visualization of PCM melting inside the enclosure is described for different cases in 
chapter 6. In last section of this chapter PCM-filled heat sink with electronic package to 
assess the operating chip behavior with melting of PCM were presented. In this passive 
thermal management of plastic quad flat package using PCM-filled heat sink was 
investigated. The study reports the melting and operating temperature of the chip in 
transient mode.   
At the end of thesis, conclusions and recommendations to carry out future research in this 
area are made.  




The literature survey is divided into two parts in this section. In the first part, the flip 
chip package thermal analysis enhancement approach reviews are discussed which are for 
non-PCM based studies. In the second part, a general literature survey on melting inside 
an enclosure is presented. This is PCM based approach towards the application of 
electronics cooling with series of experimental and computational studies.  
In the semiconductor industry, a cooling for package is designed to dissipate heat 
from the package to the surroundings to ensure proper operation and reliability. Among 
the several types of packages that exist today, flip chip packages are frequently used 
because of their improved electrical and thermal performance that can be achieved using 
an array of very short, low inductance bumps used for power and ground.  Because of 
their superior electrical and thermal performance, these packages are primarily used in 
high performance microprocessor, digital signal processor, network and storage 
applications [Kromann, 1996].  Thermal dissipation rates in these applications ranges 
from mW to hundreds of watts. Flip chip packages are constructed using different types 
of substrates such as laminate, alumina ceramic, HiTCE ceramic and low temperature 
ceramic. Within the flip chip package family, the ceramic-based flip chip ball grid array 
package is perhaps the most suitable for higher thermal performance applications.   
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2.1 Advanced Flip chip packages  
For the present study, an alumina-based ceramic ball grid array package was chosen 
as a flip-chip solution for a new high-speed device. Computer-based thermal modeling 
and experimental studies were performed to develop a high thermal performance package 
fitted with AlSiC lid. The CTE of the AlSiC material can be matched to the chip or heat 
sink by controlling the SiC volume fraction in the composite material. Lids with thermal 
expansion coefficient between 7 and 9 ppm/ C are used for direct attachment to the chip 
and the ceramic substrate. The thermal conductivity value varies between 180 and 200 
W/mK and the density is one-third to one-fifth that of CuMo and CuW, making these 
materials more suited to weight sensitive applications. Details of the lid materials are 
given by Mark, et al. [2000].   
The thermal performance of electronic packages is generally quantified in terms of 
their thermal resistance. JEDEC has published standards [EIA/JESD 51 series, 1995] to 
define the test methods to determine the thermal resistance.  Measurement of the junction 
temperature under a given set of environmental conditions and component power 
dissipation is the common approach. Thermal performance of the packages has been 
widely investigated using experimental and numerical methods. In the latter case, several 
techniques such as conduction-based simulation models, thermal resistance network 
compact models [Sarang et al, 1999] and genetic algorithm approaches have been used to 
determine the thermal performance of electronic packages and the die junction 
temperature. The conduction-based simulation model has the severe limitation that the 
empirically determined convective heat transfer coefficients are applied on different 
exposed surfaces [Teoh et al, 2000]. Some investigators have made an attempt using an 
evolutionary genetic approach for solving heat transfer problems in electronic packages 
[Parthiban et al 2000].  
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Recently, there has been significant increase in the use of conjugate heat transfer 
models [Juan et al, 1995; Ravi and Suresh 2003, 2005], which are solved using well-
developed validated methods of computational fluid dynamics (CFD). In a conjugate 
analysis, heat conduction equation for in the solids is solved simultaneously with the fluid 
flow and heat transfer equations in the cooling medium. A CFD-based technique has the 
distinct advantage of solving the full conservation of momentum and energy equations to 
predict thermal performance of an electronic package thus minimizing the number of 
assumptions. It also helps one to identify and optimize viable thermal solutions early in 
the design cycle with reduced product development iterations. Numerical predictions are 
validated by measuring the package junction to ambient thermal resistance ( JA) and 
device junction temperature (Tj) using well-known electrical test methods [EIA/JESD 51-
1, 1995 and John 1997]. The advantage of an electrical test method over other 
temperature measurement techniques such as the use of liquid crystals [Teoh et al, 2000 
and Kaveh, 1997] and infrared measurement methods, is that no surface treatment is 
required.   
An electronic cooling package needs to be designed to dissipate heat from the package 
to the surroundings to ensure proper operation and reliability. Flip chip packages are 
frequently used because of their improved electrical and thermal performance, these 
packages are primarily used in high performance microprocessor, digital signal processor, 
network and storage applications. In microprocessor applications due to the exponential 
increase in device clock speeds and power dissipation in silicon devices have grown 
drastically in recent years. At current technology pace, chip power densities of 100 
W/cm2 will be reached soon. International Technology Roadmap for Semiconductors 
(ITRS) indicates that this trend would continue to increase in future [2000 and 2003]. 
Thus thermal issues threaten to limit die electrical performance, and thermal management 
has become a primary concern for removing the heat from an active die. As power 
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dissipation increases, then main function of the electronic package is to transfer most of 
the heat from the die to the environment efficiently. In an advanced flip chip package, the 
lid to heat sink or die to lid interface thermal resistance is comparable to that of the active 
or large passive heat sink with airflow.  
Typically, flip chip BGA packages have two different interfacial materials in the heat 
flow path, die to lid (called as heat spreader, TIM I) followed by a thermal resistance 
between the lid and the heat sink (TIM II) or between the die back side and heat sink 
(typically termed TIM II). The thermal resistance at interfaces between heat sinks and 
packages has been discussed by Lee [1995], de Sorgo [1996], and Latham [1996]. These 
articles primarily report test results for joint resistance as a function of contact pressure 
for various interface types. Work involves bare die surfaces (air filled) or joints where the 
interstitial gap is filled with a material layer containing dispersed thermally conductive 
fillers, as discussed by de Sorgo [1996], include thermal greases, thermally conductive 
compounds, elastomers, and adhesive tapes. There are several types of interface materials 
in market today [Chung, 2001 and Gwinn et al 2003] with various thermal conductivities 
and bond line thicknesses, such as thermal adhesives, greases, phase change materials 
(PCMs) and thermal pads. 
In overall thermal budget for high-end electronic packaging applications, thermal 
interface materials play a major role with almost 30 to 50% of the total thermal budget, or 
thermal resistance, accounted for by interface materials. Thermal interface resistances are 
critical and can be improved by increasing bulk thermal conductivity of the interface 
materials, thinning the bond line thickness, increasing wetting or bonding at the surface, 
and increasing flatness of the lid or heat spreader to decrease the bond line thickness to 
reduce heat transfer path. Some newly developed silver-filled or carbon fiber-loaded 
epoxy resin based lid to die attach adhesives have the bulk thermal conductivities which 
are comparable to those of eutectic solders, these silver-filled epoxy based die attach 
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material layers is extremely sensitive to processing, which can introduce extensive 
voiding or have poor surface area coverage. Although solder alloys have a good thermal 
conductivity of up to 10 to 20 times than that of conventional TIMs, but in terms of 
reliability is a concern due to coefficient of thermal expansion (CTE) mismatch between 
the silicon die and lid (copper or aluminum).  New interface material development and its 
challenges including effect of voids has been discussed [Wakharkar et al 2005, Samson 
2005 and Viswanath et al 2000]. 
2.2 Passive thermal control of electronics using PCMs 
Thermal management within the overall design of electronic products is increasingly 
important since each new generation of electronic devices squeezes more power and 
performance into ever-smaller packages. In recent years, phase change materials (PCMs) 
have been widely examined as alternative cooling methods for such transient electronic 
cooling applications as personal computing, wearable computers, mobile phones, digital 
video cameras etc. Passive thermal management using PCMs is suitable for applications 
where heat dissipation is intermittent or transient. Among the advantages of PCM are: 
high latent heat of fusion giving high energy density, high specific heat, controllable 
temperature stability, and small volume change on phase change. Heat is stored 
(withdrawn from the hot component) during melting and is released to the ambient during 
the freezing period.  
Gong and Mujumdar [1996] have carried out a series of numerical studies on heat 
transfer during melting and freezing of single and multiple PCMs. A new design for 
thermal store using multiple PCMs was first proposed by them [1995] for power 
generation in space-based activities. They extended their analysis from only the charge 
process (melting) to a combined charge/discharge (melting/freezing) process [1996]. 
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Gong and Mujumdar [1996] also carried out an exergetic analysis for thermal storage 
systems using multiple PCMs. They showed that the theoretical limit of the energy output 
increases when using an infinite number of PCMs. In practice, this number must be finite, 
however. In [1997], by a thermodynamic analysis, Gong and Mujumdar found that the 
increase of the overall energy efficiency could theoretically be doubled, or even tripled 
by use of multiple PCMs.  
For thermal management of electronic components, the chip and other functional 
electronic components must be kept below their respective allowable maximum 
temperature at all times during normal operation. Generally, considering that each chip 
has a different maximum operating temperature, the global maximum allowable 
temperatures range from 85 to 120 C to prevent from overheating. Furthermore, the 
tolerated temperature by humans must be considered as well. As reported by Henry 
Dreyfuss Associates [1993], the maximum environmental temperature humans can 
tolerate for one hour is 49 C, and 50 and 62 C for metals and non-metals, respectively. 
Based on this report, Leoni and Amon [1997] assumed that humans can comfortably hold 
plastic objects up to 45 C. Such basic criteria are involved in the thermal control design 
of portable electronic devices.  
Recent advances in electronics are making thermal control of small devices more 
challenging. The trends of having many chips embedded on the same module (MCM) to 
achieve multifunctional capabilities and increasing the transistor density of the chips are 
leading to higher power density [Marc Hodes et al.]. The problem is made worse by the 
trend of smaller physical sizes of the devices, thus having less thermal mass for heat 
spreading. There are two approaches for thermal management, namely: static thermal 
management (STM) and transient thermal management (TTM). STM refers to having a 
steady state heat transfer system during the operation of a device. Cooling systems in 
most desktop computers are designed to operate under STM, by using heat sinks and 
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cooling fans. TTM cooling systems are designed to operate during transient heat transfer 
mechanism during operation. PCMs that undergo a solid to liquid phase transition at the 
appropriate temperature can provide thermal stabilization during such a phase [Pal and 
Joshi, 1999].  
The main advantages of using PCM over traditional thermal control systems are: 
it is a passive cooling system that can absorb high heat flux within a short period with 
little temperature rise for use in TTM or periodic power dissipation commonly 
encountered in portable electronic devices. Moreover, there are no moving parts which 
makes designing for compactness and integration into existing devices relatively simple. 
Solid-liquid PCMs are characterized by their high latent heat of fusion per unit 
volume that enables them to absorb considerable amount of thermal energy during 
melting. Since this energy absorption occurs within a small temperature range during 
melting, PCMs can be used as a TTM solution for electronics. This type of cooling is 
passive and useful for transient or short duration applications [Pal, 1996]. 
An ideal PCM for passive thermal control should be chemically and physically 
stable (including stability of performance under thermal cycles), small volume change on 
phase change and is compatible with the case material [Abhat, 1981]. The primary 
thermodynamic criteria for selecting a PCM are high latent high of fusion per unit mass, a 
high thermal conductivity and a melting point (or melting range) in the desirable 
operating temperature [Pal, 1996]. For safety reasons in consumer products, it should also 
be non-poisonous, non-flammable and non-explosive. From the business point of view, it 
must be inexpensive and available in large quantity. 
There are several hundreds of PCMs available in the market with melting range 
from 30 degrees Celsius to 90 degrees Celsius, which are suitable for electronic thermal 
control. They can be broadly classified into organics, inorganic and metallic [Ahbat, 
1981].  However, Bentilla et al. [1966] concluded that normal paraffin s are best suited 
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for this purpose due to their stable chemical composition, compatibility with containment 
materials, non-toxicity and non-flammability. Paraffin wax is actually a mixture of 
organic compounds, thus it s melting and freezing would occur over a small temperature 
range. Furthermore, these two ranges usually do not coincide exactly. Zalba et al [2002] 
has a comprehensive and updated list of commercially available PCMs for various 
applications. 
With the proper choice of PCM with a right melting temperature and high latent 
heat of fusion, a small amount is able to melt and delay or impede chip temperature rise 
during extreme operating conditions. During low power consumption periods, the PCM is 
able to freeze and let the heat out to the rest of the device and ultimately to the ambient. 
This system can reduce the magnitude of temperature fluctuations in a wearable computer 
under variable power loads [Alawadhi and Amon, 2000]. Focusing on portable electronic 
devices, they usually have periodic power dissipation patterns due to built-in power 
management for extending battery life [Amon et al., 1996]. 
However, the main drawbacks and difficulties of using PCM for thermal control 
applications are low conductivity, flammability issue, packaging and integration. These 
can be resolved by proper choice of PCM, use of mixture or heat spreading structures 
with a well-designed PCM package. 
Fillers in the PCM package act as means to improve thermal management from 
the heat source to all parts of the PCM by augmenting the effective thermal conductivity 
[Pal, 1996]. The methods investigated are listed: fins [Witzman et al., 1983; Snyder, 
1991; Humphries and Giggs, 1977; Eftekhar et al., 1984 (experimental study of thermal 
storage using paraffin wax in a finned compartment)], honeycomb filled with PCM in an 
electronic enclosure [Duffy, 1970], metallic eutectic layer of Bi/Pb/Sn/In with a melting 
point of 57 degrees Celsius under a simulated electronic package [Ishizuka and Fukuoka, 
1991]. Weinstein et al. [2001] have recommended that improved heat spreading from the 
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PCM package to the whole device prolongs melting of the PCM by decreasing the 
thermal resistance between the PCM and ambient. However, incorporation of metal 
structures into the PCM matrix reduces the amount of PCM (thus the maximum heat 
storage capacity), the convection circulation (which is an important factor during the 
molten phase) and cost of construction. 
For the purpose of thermal control in electronic cooling in portable devices, flat 
packages of PCM are considered for the reasons of compactness of shape and ease of 
integration into flat PCB and chip modules. 
Another critical issue associated with using PCM in a compact passive form is 
the containment of the PCM. Most PCM undergoes a volume expansion (10%-20%) as 
they melt. An ullage space can be provided in the PCM containment to account for this 
expansion to prevent excessive space buildup. Another tactic is to have flexible or 
bellowed walls built into the containment [Pal, 1996]. Both these techniques have been 
used in applications for solar energy and spacecraft thermal applications [Pujado et al., 
1969; Brennen et al., 1978]. 
Recent work by other researchers in the application of PCM as thermal 
management system is summarized below.  
Viskanta [1985] concluded that though conduction is the dominant mode of heat 
transfer during the initial stages of melting, natural convection of molten material 
strongly affects the melting behavior at later stages and can increase the melting rate by 
an order of magnitude. 
Hodes et al [2002] have investigated experimentally and numerically the 
transient thermal management of a mock up handset using 5 internal thermocouples and 
infrared imaging of the external handset surfaces recorded fixed intervals. The 12.1 cm3 
of PCM was used. The heater size was 2.5 cm by 2.5 cm. They separately ran 
experiments using thermasorb-122 and tricosane. The power levels selected were 2W, 
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3W and 4W. Their conclusion was that transient thermal management using modest 
volume of PCM in a handset can substantially extend the time of service for a handset. 
The recommendation was to reduce thermal resistance from the heat source (the chip 
module) by heat spreading. This could be accomplished by metal heat spreading 
structures or composites handset materials. The rationale is to effectively utilize the 
sensible heat storage of the whole handset and to increase the rate of heat rejection to the 
ambient. As such, the maximum case temperature can be reduced with the service time of 
the handset extended. 
Weinstein et al. [2001] investigated experimentally and numerically the effects of 
metal and graphite loaded heat spreaders in thermal management characteristics of a 
mock up handset. Their conclusions were that without PCM, heat spreaders are able to 
lower the internal and external temperature at STM without delaying the onset of steady 
state conditions. With PCM incorporated with heat spreaders, the steady state could be 
delayed by prolonging the required time to melt the PCM while holding the internal and 
external temperatures relatively constant. The reason for using heat spreaders is to offset 
the low conductivity of the PCM and handset casing material. Thus, coupling of heat 
spreaders with PCM can improve STM and TTM of portable electronic devices. 
Leoni and Amon [1997] investigated the use of organic PCMs for the transient 
thermal management of wearable computers. Organics PCMs have low thermal 
conductivity (<1 W/m/K); therefore they were housed inside aluminum foam to enhance 
heat transfer within them. They concluded that it is critical to select the PCM with the 
highest melting temperature that accommodates the user and electronics thermal limits 
during melting. First, higher melting temperatures result in larger temperature difference 
between the PCM and the ambient during solidification and thus smaller times to 
recharge the PCM. Secondly, the melting process is longer because during the melting, 
the case us at a higher temperature and, thus, more heat is being rejected to the ambient. 
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Veslgaj and Amon [1999]; Alawadhi and Amon [2000] used PCMs to reduce the 
magnitude of temperature fluctuations in a wearable computer under variable power 
loads. Physical experiments were carried out to investigate the performance 
improvements of introducing a thermal control unit that contains PCM. Results indicate 
that using a thermal control unit for passive energy storage significantly increases the 
portable electronic system s operational performance. Duty cycles with the same average 
power over the duration of the cycle do not influence the length of the PCM phase change 
time, but do impact the mean value of the temperature fluctuation bands. 
Pal and Joshi [1999] have done an experimental study of melting PCM in a 
porous aluminum matrix inside a shallow enclosure for a horizontally mounted heat 
source. Constant power input is provided from below by a heater element underneath the 
PCM cavity. Their results show that a PCM thermal control scheme is a viable alternative 
to forced convection or liquid vapour two-phase cooling systems in under certain 
conditions. The disposition of aluminum-foam resulted in a superior performance of the 
heat sink in terms of lower temperature and extended period of operation. 
Pal and Joshi have performed an experimental and numerical visualization of 
melt front for a tall enclosure filled with n-triacontane. They achieved good fitting of 
experimental with numerical data. The concluded that fluid flow and heat transfer 
characteristics during melting suggested that natural convection plays a dominant role 
during initial stages of melting. At later times, the strength of natural convection 
diminishes as melting is completed. 
Before the widespread application of PCM in electronic cooling, cost versus 
performance analysis as compared to traditional methods and important design 
parameters has to be identified and resolved. The commercial and technical potentials of 
such systems in portable electronic devices are great and the onset of commercial 
application is predictably. 
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According to Pal and Joshi [2001] passive thermal control by natural convection 
is the most common technique of thermal management of lower power electronic 
components. In many portable electronics applications, the duration of power dissipation 
is limited to a few hours due to finite battery life.  For such packages, the usage of an 
energy storage media may provide thermal control for the entire duration of the time the 
package is powered.   
A fantastic breakthrough came when Voller et al [1987] developed an enthalpy 
formulation based fixed grid methodology for the numerical solution of convection-
diffusion controlled mushy region phase change problems.  The basic feature of the 
proposed method lay in the representation of the latent heat of evolution. A test problem 
of freezing in a thermal cavity under natural convection was used to demonstrate the 
application of the method.  For the first time, melting of a PCM in a rectangular cavity 
heated from below was simulated by Gong and Mujumdar [1999].  In their paper, a finite 
element model was also developed for the solution of the two-dimensional melting and 
solidification problems including free convection in the melt. 
The numerical methods for the solution of phase-change problems can be divided 
into two groups: fixed grid methods based on the enthalpy concept and moving grid 
methods utilizing the interface immobilization technique [11].  Comparison of the two 
groups was done by Furzerland [1980] and it was concluded the enthalpy method is easy 
to program and more suitable for PCMs with a range of fusion temperatures while the 
interface immobilization technique is more suitable for fixed PCM phase-change 
temperature. 
In the research paper done by Pinelli et al. [2003], the commercial CFD 
code FLUENT was used to study a cylinder cavity heated from above and filled 
with a PCM.  The results obtained from the simulation of the experiment showed 
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that effectively natural circulation is present and that there is better agreement 
between numerical results and experimental data when natural convection is 
accounted for in the melted PCM. The melting of a PCM in a container mounted 
with heat sinks and a constant heat source on one vertical wall was also simulated 
using FLUENT [Mastropietro, 2003].  The transient response of the energy 
storage system was studied.  Results of the experiment seem to be closely 
predicted by FLUENT.  However the author was unable to get the solution to 
converge for a realistic gravity of 9.81 m/s2. This may be due to FLUENT 
limitations in solving transient high Rayleigh number. A review of thermal energy 
storage was carried out by Zalba et al. [2003].  The following information was 
presented: Materials used by researchers as potential PCMs were described; long 
term stability of the materials and their encapsulation were discussed; many 
applications of PCMS were also presented.  
The present research aims to perform a series of experiments and model 
computations both on non-PCM based electronic cooling and PCM-based novel 
cooling approaches by melting/visualization inside the enclosures with single 
uniformly dissipating heat sources and/or discrete heat sources. Subsequently, 
experiments were carried out for cooling thermally enhanced plastic quad flat 
package (TEPQFP) using PCM filled heat sink. Present research aims to focus on 
understanding the significant importance of the problem towards electronic 
industry.  
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CHAPTER 3 
THERMAL ANALYSIS OF FLIP CHIP PACKAGES 
3.1 Introduction 
The function of an electronic cooling package is to dissipate heat to ensure proper 
operation and reliability. The flip chip ball grid array package is probably the most 
suitable package for high level thermal performance applications. A high thermal 
performance flip chip ceramic ball grid array (FC-CBGA) package with an Aluminum 
Silicon Carbide (AlSiC) lid and one without lid were evaluated using the computational 
fluid dynamics (CFD) technique. This chapter compares the thermal performance of a 
35x35mm FC-CBGA package with three different die sizes of 5x5mm, 15x15mm and 
20x20mm.  The performance of a lid fitted with different heat sinks was investigated in 
standard JEDEC defined natural and in forced convection environments. Thermal 
measurements were performed using a functional application specific integrated circuit 
(ASIC) chip, in compliance with the JEDEC standards. Excellent agreement was found 
between the numerical results and the measured data. Improved thermal performance was 
observed with a lidded package as compared to the unlidded one. However, no significant 
improvement was observed between the lidded and unlidded packages when fitted with a 
heat sink subjected to forced convection. This paper also discusses the package thermal 
budget estimate with and without heat sinks. Printed circuit board and package top 
surface temperature patterns were measured using an infrared thermal camera. The 
usefulness of the thermal characterization parameter is demonstrated in system level 
applications.  Parametric studies were carried out to understand the effect of die size, 
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radiation effect, gird size variations and air flow rate on die junction temperature and 
package thermal resistance. This study also incorporates the effects of substrate, lid, die 
and PCB temperatures for different die sizes in natural and forced convection 
environments. 
In this chapter 3, we investigate the thermal performance of the FC-CBGA package 
with and without lid both in natural and forced convection environments. The thermal 
performance of 35x35 mm CBGA package was evaluated to study the chip junction 
temperatures at different air flow rates, with three different die sizes (5x5mm, 15x15mm 
and 20x20mm) and with different passive heat sinks at various ambient temperatures. 
Selected unidirectional as well as multi-directional passive heat sinks were modeled. 
Active fan-mounted heat sinks were also tested with the package. Thermal measurements 
were performed with a functional die using the electrical test method. An infrared thermal 
imaging instrument was used to measure the case temperature. The effects of the air flow 
regime, which may be laminar or turbulent and inclusion of radiative heat transfer were 
also studied.    
3.2 Thermal Modeling and CFD Solutions 
3.2.1 Problem definition and thermal model  
The FC-CBGA package was mounted on a four-layer board and the whole assembly 
was placed horizontally in a still air/forced air enclosure as recommended by the JEDEC 
standard (Fig. 3.1). Different two and three dimensional drawing board pictorial views 
are shown in Fig. 3.1. The enclosure used in the specification is a cubical box made of 
plexi-glass with 305mm x 305mm x 305mm volume.   
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Figure 3.1: Different view package thermal model with JEDEC PC board   
The detailed construction of the ceramic flip chip package cross section with and 
without lid attach is shown in Fig. 3.2a and 3.2b; the active faces of the die with bumps 
are soldered onto the substrate. The other side of the substrate is soldered onto the PC 
board through solder balls. Despite the large numbers of solder bump connections, much 
of the heat transfer between the die and substrate occurs through the underfill which is 
applied between the die and the substrate because the overall fraction of the area 
occupied by the solder bumps is very small. In the thermal model effective thermal 
conductivity of the solder bump and underfill material is used instead of modeling 
individual solder bump which is difficult to model due to smaller in geometry size in the 
order of 70 to 120microns. The ceramic substrate is a standard multilayer substrate of 
about 90% alumina created by fusing sheets of ceramic together. Hence conductivity of 
the ceramic multilayer thin metal traces and planes are low enough compared to ceramic 
conductivity of 14 W/m K, so that the ceramic substrate is considered to be solid ceramic 
in the simulation model.  Whereas this is not possible in the case of laminate substrate 
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modeling because the substrate has much lower conductivity in the polymer glass layers 
in the order of 0.2 to 0.4 W/m K, so the inner copper metallization layers and vias must 
be modeled more accurately in the laminate structure. In general this laminate substrate is 
constructed as a different buildup layer in its laminate core with drilled and plated copper 
vias. The copper vias are connected with copper traces. Both the ceramic and the 
laminate substrates use solder balls for connection with the printed circuit board.  Figs. 2a 
shows the CBGA package with lid integrated on top and Fig. 3.2b shows the package 
cross section without the lid where is die the exposed on the top surface (also called as 
bare die or lidless package).  The lid is attached to the die and substrate by thermal 
conductive epoxy.  The internal structure of the package was modeled as a series of 
embedded conductive cubical blocks. 
A detailed thermal model of this package was created using FLOTHERM , a 
commercial CFD tool [Ref. manual, 2003]. This code uses the finite volume method for 
solving the conservation equations for mass, momentum and energy subject to 
appropriate boundary conditions. The three-dimensional governing equations are solved 
for steady state solutions inside the enclosure around the package.  
Figure 3.2a: Lidded CBGA Package  Cross section 
Lid (1.6mm) 
Die (0.70mm) 
                              Substrate (2.3mm) 
JEDEC 4-Layer Thermal Test Printed Circuit Board (1.6mm) 
Solder balls (0.7mm, 1mm pitch) 
TIM-1 (50um)  Solder Bump 0.12mm 
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                                         Figure 3.2b: Unlidded CBGA Package  Cross section   
Several iterations were performed to define the manner in which each solid 
region was embedded to achieve the correct structure of the thermal model with the right 
thermal properties.  The structural parts of the package thermal model include the die, 
underfill, C4 bump, lid and lid/die attach epoxy.  
3.2.2 Governing Equations  
The flow and heat transfer phenomena are governed by equations of conservation of 
mass, momentum and energy. These relations are expressed as partial differential 
equations, which possess a common form. This generalized equation is expressed in 




     
    (3.1) 
where  is the density, V  is the velocity vector,  is the dependent variable (fluid 
velocities are u, v and w in x, y and z directions), is a diffusion coefficient (laminar 
plus turbulent) and S is the source and sink term. To obtain the equation of mass 
conservation = 1. For momentum conservation equation  = u. For energy conservation 
equation  = T with T representing temperature. Finally, represents transport properties 
such as viscosity or conductivity, which, in conjunction with the gradient of appropriate 
Die 
Substrate 
JEDEC 4-Layer Thermal Test Printed Circuit Board 
Solder balls 
Bump 
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dependent variable, leads to the diffusion flux such as viscous stress or heat flux. The 
source term is meant primarily for heat generation in a fluid and the generation of 
turbulence kinetic energy. When the corresponding physical quantity is absorbed rather 
than produced, the source term becomes a sink. The source terms are pressure gradient, 
body forces and any contribution from viscous terms that is not accommodated in the 
diffusion term. Generally the air movement is turbulent. In this study an attempt was 
made to understand the effect of flow; both laminar and turbulent cases were simulated. 
For turbulent flow modeling, three different choices exist in FLOTHERM to model 
turbulence. They are: LVEL k-e model, automatic algebraic and revised algebraic models 
[Ref. Manual, 2003].   
3.2.3 Numerical Method and Boundary Conditions 
The finite volume method is used in the CFD code to solve the set of partial 
differential equations in the domain of interest, using control volume based discretization. 
The governing partial differential equations result in coupled set of algebraic equations. 
Solutions of such systems of equations are obtained in a segregated manner using the 
SIMPLE algorithm [Patankar, 1980]. Details of the finite volume technique and its 
solution procedure can be found in Versteeg and Malalasekera [1995]. Each individual 
system of equations is solved iteratively. The solution is assumed to have converged 
when the maximum temperature and velocity (T, u, v, and w) change during successive 
iterations is less than 1x10-3. Thermal behavior was simulated in natural as well as forced 
convection environments. Radiative heat transfer was included in the simulation.  Initial 
domain values were assumed to be zero both for velocities and temperature at start of the 
iteration process.   
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Detailed boundary conditions applied along the wall and inlet boundary conditions are 
given in Tables 3.1 and 3.2.  
Table 3.1: Natural convection boundary conditions 
Boundary 
Conditions 
u  velocity  
(x direction) 
v  velocity 
(y  direction) 
w  velocity 
(z  direction) 
Temperature 
x = 0 (Low) 0 0 0 20 C 
x = L (High) 0 0 0 20 C 
y = 0  (Low) 0 0 0 20 C 
y = L (High) 0 0 0 20 C 
z = 0 (Low) 0 0 0 20 C 
z = L (High) 0 0 0 20 C 
 
Table 3.2: Forced convection boundary conditions 
Boundary 
Conditions 
U  velocity  
(x direction) 
v  velocity 
(y  direction) 
w  velocity 
(z  direction) 
Temperature 
x = 0 (Low) 1or 2.5m/s 0 0 20 C  
x = L (High) 0 0 0 20 C 
y = 0  (Low) 0 0 0 20 C 
y = L (High) 0 0 0 20 C 
z = 0 (Low) 0 0 0 20 C 
z = L (High) 0 0 0 20 C 
A grid refinement study was conducted to ensure grid-independence of results by 
evaluating progressively the model results for finer grid sizes. A structured grid is 
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generated with manual control using the grid patch technique. Initial grids employed 
consisted of 37x37x43, 41x39x43 and 77x79x79 cells. Localized gridding technique 
around the package and PC board was employed resulting in overall grid size of over one 
million cells. Overall base grid was 77x79x79 with localized package grid was 
114x136x39 and the localized PCB grid was 97x97x72 cells. Fig. 3.3a-c shows a sample 
grid layout with and without localized grids around the package within the solution 
domain.   
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Figure 3.3b: Schematic of detailed localized grids around the package in X-Y 
direction (41x41x43 and 77x79x79)  
Figure 3.3c: Schematic of detailed localized grids around the package in X-Z direction 
(41x41x43 and 77x79x79) 
The model is not completely symmetric, therefore full 3D model of the problem needs 
to be considered. This significantly increases the computational time needed to solve for 
airflow velocities, pressure and the temperature. Airflow generated inside the domain for 
natural convection is assumed to be laminar and at maximum airflow velocity close to 0.3 
m/s.  
The thermal performance is simulated with a single package mounted at the center of 
the thermal test board. Two types of test boards are commonly used, low conductivity 
two layer (1s1p) and high conductive four layer boards (2s2p). These thermal test boards 
and testing environments were simulated to conform to JEDEC std [EIA/JESD 51 series]. 
The ceramic substrate was modeled as a block of ceramic. The printed circuit board was 
modeled to match the performance of the test boards specified in JEDEC EIA/JESD51-9 
by explicitly defining the trace layers and also the planes for the case of 2s2p test board.     
3.3 Junction Temperature Measurement Method  
The electrical test method was used for die junction temperature measurement. This 
method is a direct, non-contact technique as it utilizes the junction itself as the 
temperature sensor, i.e. the temperature and voltage dependency exhibited by all 
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semiconductor diode junctions.  The equipment used for thermal measurement meets the 
requirements of JEDEC specification [EIA/JESD 51 series]. The measurement setup 
includes a 305mmx305mmx305mm JEDEC enclosure, wind tunnel, thermal analyzer and 
an external DC power supply.   
The measurement procedure comprises two steps: device calibration and actual 
measurement. Device calibration is the procedure for determining the calibration 
parameters of slope and temperature intercept. The voltage generated in response to the 
applied sense current is used to compute the die junction temperature using the 
calibration. These measurements are performed under unpowered, thermal equilibrium 
conditions so that the junction and case temperature are nearly equal.  Vf is the diode 
forward biased voltage (V) that is usually taken as the temperature sensitive parameter 
(TSP) for measuring the junction temperature. The device diode forward voltage versus 
junction temperature can then be expressed as linear equations given below: 
ofj TmVT
       
      (3.2) 
where Tj is the junction temperature of the device ( C), m is the slope ( C/V), and To 
is the temperature ordinate intercept ( C). The device was re-calibrated to adjust part-to-
part variations by using a single temperature-voltage data point during actual 
measurement. After re-calibration, the steady state junction-to-ambient thermal resistance 
was measured using the calibrated TSP relationship between the device voltage and 
junction temperature.  The package was powered by passing the heating current via the 
regulated power supply across the diode. When the thermal equilibrium is reached, diode 
voltage and the enclosure ambient temperature are recorded and junction temperature at 
that forward voltage is determined from the calibration parameters. The analyzer 
performs these steps automatically. Subsequently, the junction to ambient thermal 
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       (3.3a)  
where Ta is the ambient temperature ( C), and P is power dissipation of the die in 
watts. Ten test boards are made of FR-4 material and thicknesses of the copper traces 
were chosen according to JEDEC standards [10].  
   Additionally, the junction to package top(case) package thermal characterization 






where Tt is the package top center temperature ( C), and P is power dissipation of the 
die in watts. This is defined as thermal characterization parameter package junction to 
top, and is useful in system applications to estimate the die junction temperature.   
In this work the actual chip was used for thermal measurements. In fact heating was a 
great challenge to heat up the chip to the actual power. Most of the semiconductor 
industry fabricates an equivalent thermal die using metal resistors for temperature sensors 
and heaters. Using thermal die for thermal measurement is not the most accurate way to 
mimic the actual IC junction temperature or package thermal resistance measurement due 
to several process parameter variations involved during package assembly.   The 
simulations are done from first principles and simulation methods are validated by 
comparison with measurement with an acceptable accuracy of less than +/- 10% for 
Theta-JA.  Thermal measurements were carried out for a 35x35mm package with 
15.1x14.2mm actual die to validate the simulation results with and without heat sinks in 
natural and forced convection environments at an ambient temperature of 23 C. Thermal 
models were created using the material properties listed in Table 3.3.  
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Table 3.3: Material Thermal properties  
Material Thermal Conductivity 
(k) 
W/m K 





Silicon (Die) 117.5  0.42 * (T-100) 2330 700 
Ceramic Substrate 14.0 3690 880 
Lid  170  190 3010 749 
Underfill  0.67 Na Na 
C4 Bump (bump) 36 10750 142 
Solder ball (high pb) 36 10750 142 
TIM-1 (lid to die 
attach) 
0.3 to 5.0 Na Na 
TIM-2 (heat sink to 
lid attach) 
0.3 to 5.0 Na Na 
Aluminum (heat 
sink) 
180 2700 963 
FR4 (PCB) 0.3 1200 880 
 
3.4 Results and discussion 
Natural and forced air flow velocities of 1.0 and 2.5 m/s were utilized to establish the 
thermal characteristics of the 35mm square CBGA package with different die sizes. 
Uniform heat input of 17 watts was applied on the mid-region of the die.  Package 
thermal resistance and die junction temperature were simulated at ambient temperatures 
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of 25 C and 85°C. Experiments were performed to validate the numerical predictions at 
ambient condition of 23 C only.  
3.4.1 Grid Independence Tests   
Numerical simulations were carried out for several grid systems in order to find an 
adequate numbers of grid points. A grid refinement study was performed to establish 
mesh independent results.  Grids used in the model are given in Table. 3.4. Base grid 
includes the overall model solution domain. Total number of cumulative cells includes 
the total number of base grid and localized grids incorporated around the package and 
printed circuit board as shown in Fig. 3a-c. Advantages of including the localized grid 
cells is primarily to minimize the total number of cells in the domain that saves lot of 
computational solution time and also to focus near the package and PCB region where 
higher thermal gradient exists for accurate die junction temperature predictions.   
Table 3.4: The effect of grid fitness on die junction, board and package case temperature  
Grid size testing study: CBGA package: 35x35mm, Lid attached 
Forced Convection: Airflow 2.5 m/s, 5mm Square die, Power: 17 Watts, Ta: 20 C 
Total cells Base Grid Die size Tj in C Tc in C Tb in C Theta-JA in C/W 
1124065 37x37x43 5x5mm 118.9 91.7 68.2 5.82 
134763 41x41x43 5x5mm 120.2 92.6 67.1 5.89 
1099938 77x79x79 5x5mm 120.9 93.7 70.4 5.94 
Natural convection: 20mm Square die, Power: 17 Watts, Ta: 20 C 
Total cells Base Grid Die Size Tj in C Tc in C Tb in C Theta-JA in C/W 
154940 44x44x48 20x20mm 146.3 144.7 121.5 7.43 
957276 92x93x87 20x20mm 149.1 146 122 7.59 
160572 44x44x48 5x5mm 178.2 150.9 121.3 9.31 
194616 53x51x72* 5x5mm 183.5 153.9 122.5 9.61 
 
Numerical predictions did not show any significant changes in the die junction 
temperature, package case temperature, and printed circuit board temperature between 
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coarse and finer cells. Package thermal resistance change due to grid change is simulated 
to be less than 5% both in natural and forced convection environments. Die junction 
temperature change due to grid size is seen to be nearly 5 to 6 C with smaller die whereas 
the junction temperature increase is approximately 3 to 4 C with large die. This package 
thermal model with 53x51x72* grid cells simulated to study the effect of localized grid. 
The temperature and thermal resistances increases due to smaller number of grid cells 
around the package and PCB. Majority of the grid cells distributed in and around the 
overall solution region instead of package and PCB, so the localized grid around the 
package and PCB is important for accurate prediction of die junction temperatures.   PC 
board temperature and package case temperatures are two other variables provided based 
on simulation could of be interest for packaging engineers and will not be discussed in 
detail in this paper. Primary focus is on die junction temperature and package thermal 
resistance.   
A three dimensional grid with an average of between 1 to 1.5 million cells with PC 
having 3.0GHz speed dual processor activated using 2GB RAM takes approximately 7 to 
10 hours of computational time. This is significant computation time for one simulation 
run to achieve desired accuracy in the order of less than 10%. The computational time 
increases proportionally to the number of grids squared. Use of approximately 150000 to 
600000 grids with care localized cells around the package and PCB is adequate to predict 
reasonable results and saves lot of computational time.  Therefore in this work numerical 
calculations were performed using reasonable localized grid cells approximately using 
150000 to 500000 cumulative grid cells as a compromise between accuracy and 
computational time. 
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3.4.2 Effect of Flow regime and Radiation    
In this study an attempt was made to understand the effect of junction temperature and 
package thermal resistance change due to laminar and turbulent flow assumption.  In 
forced convection, the laminar flow model predicts an increase die junction temperature, 
in turn the package thermal resistance increases by approximately 20%. Activation of 
turbulent flow models such as automatic algebraic model (AA) or revised algebraic (RA) 
model is seen to predict the die junction temperature within +/-5 % accuracy which is 
acceptable in the industry (Table 3.5).  Based on the study, automatic algebraic turbulent 
model is used as default for all the subsequent simulations.   
Table 3.5: Predictions for laminar and turbulent flow models including radiation  
Laminar & Turbulent: CBGA package: 35x35mm, Lid attached 
Forced Convection: Airflow 2.5 m/s, 15mm Square die, Power: 17 Watts, Ta: 20 °C 
Flow Model Ta in  °C Tj in  °C Tc in  °C Tb in  °C 
Theta-JA in  
°C/W 
Laminar NA 20 111.8 108.8 89 5.4 
Turbulent AA 20 95.7 92.7 72 4.45 
Turbulent AA* 20 90.9 87.9 67.4 4.17 
Turbulent RA 20 96.1 93.1 72.3 4.48 
Turbulent KE 20 92.2 89.2 69 4.24 
Radiation/Lid/Ambient temperature effects 
Natural convection: 15mm Square die, Power: 17 Watts 
Lid Radiation
 
Ta in  °C Tj in  °C Tc in  °C Tb in  °C 
Theta-JA in  
°C/W 
Yes Yes 20 149.5 146.5 121.6 7.62 
Yes Yes 85 197 193.9 169.3 6.59 
No Yes 20 191.1 152.2 125.2 10.06 
No No 20 208.5 205.4 179.4 11.09 
No No 85 275.6 272.3 246.2 11.21 
Radiation is less important in most low temperature forced convection cooling 
situations wherein convection and conduction dominate the heat transfer. However, a 
radiation model needs to be included in natural convection cooling as it increases ja by 
about 10% due to radiation. Ambient temperature rise leads to linear increase in the die 
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junction temperature with the bare die package whereas the die junction temperature 
increase is not linear for a lid-attached package. Package thermal resistance decreased 
approximately 15% with the lid when the package fitted with lid is cooled by natural 
convection. (in Table 3.5).  Die junction temperature of 110 C to 125 C is typically 
maximum allowed temperatures for functional requirements and reliability. If Tj exceeds 
this limit, it must be cooled by increasing external airflow or using external heat sinks. 
The average die junction temperature was found to be well above the specified maximum 
value of 110°C in both natural and forced convection with the ambient at 85°C.   
3.4.3 Flow patterns and temperature distribution     
In natural convection there is only a weak airflow because the dissipated power 
initiates a weak thermal plume rising from the package. Fig. 3.4 shows the predicted 
typical natural airflow pattern in the x-z plane resulting from the power dissipated by die 
component inside the JEDEC test enclosure.  
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Figure 3.4: Typical airflow vectors inside the enclosure in the x-z plane: Natural convection  
Figure 3.5: Typical airflow vectors inside the enclosure in the x-z plane: Forced 
convection 
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The highest airflow vector is 0.48 m/s (refer to Fig. 3.4) in natural convection. The 
buoyancy-induced flow velocities are generally weak. This value of velocity is for a 
typical enclosure with obstructions and with an open top and bottom. Fig. 3.5 shows the 
forced convection airflow pattern inside the wind tunnel test section. Fig. 3.6 shows the 
corresponding thermal contours in the x-z plane for both natural and forced convection 
conditions.  
                                                                                 
Figure 3.6a: Temperature inside the enclosure in the x-z plane - Natural 
convection  
 Figure 3.6b: Temperature inside the enclosure in the x-z plane - Forced convection at 
2.5m/s 
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3.4.4 Effect of lid on die junction temperature and thermal 
resistance    
Temperature contours around the package with and without lid in natural convection 
are shown in Fig. 3.7. The location of the maximum temperature at the centerline 
corresponds to the center of the die heat source.  
  (a) 
 (b) 
Figure 3.7: Typical temperature distributions around the package with natural 
convection (a) for an lidded package and (b) for a unlidded package at 25°C 
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Figure 3.8a  
Figure 3.8b 
Figure 3.8: Typical temperature distributions around the package with forced convection with 
a velocity of 2.5m/s (a) for an lidded package and (b) for a unlidded package at 25°C 
The average maximum junction temperature rise was found to be 41 C higher at the 
center of the die with unlidded package compared to the lidded one at an ambient 
temperature of 20 C with input power of 17 Watts (heat flux 4.25 W/cm2) in still air. 
Similarly, the die junction temperature rise is predicted to be 21°C in a wind tunnel at 
airflow velocity of 2.5 m/s. More clustered temperature contour pattern is seen around the 
package and die as shown in Fig. 8 for forced convection.  All cases, the maximum 
temperature occurred on the die, in the vicinity of the heat input. The most significant 
temperature gradient occurs between the die and the air immediately adjacent to it as 
shown by the contour.  Intensified thermal contours occur in the lid and PCB (Fig. 3.8a) 
region for lidded package whereas the similar intensity contours develop around the die 
and PCB for bare die package (Fig. 3.8b). It is apparent that heat transfer needs to be 
increased in this region for more effective cooling to be achieved. This could be achieved 
in one of two ways, either by adding the heat sink or by increasing the air velocity.   
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3.4.5 Experimental Validation    
Fig. 3.9 compares the lidded package thermal resistance numerical predictions with 
our measured data. The thermal simulations were modified to include the exact die size 
and lid according to the actual package used in our experiments. After several corrections 
and with increased number of grids (over 1.4 million cells), thermal model numerical 
predictions were found to be over 90% accurate when compared to measured data for the 
die junction temperature as shown in Table 6. The measured thermal resistance was 
found to be higher than that predicted.  The actual input power was used for measurement 
is 10 watts.   




























Figure 3.9: Comparison of numerical and measured package thermal resistance values as 
function of air flow velocity    
Chapter 3 Thermal analysis of flip chip packages 
44 
Table 3.6: Comparison of numerical and measured die junction 
temperatures  
3.4.6 Effect of die size and lid    
Figure 3.10a compares the numerically predicted junction to package thermal 
resistance values in natural and forced convection conditions with and without the lid 
attached. It can be seen that use of the lid decreases the thermal resistance between 45% 
(no lid)/19 %( lidded) for a smaller die package in natural convection, whereas this 
decrease measures between 55 %( no lid) and 30 %( lidded) in forced convection. 
Improved thermal performance of over 23% to 30% was achieved with a lidded package 
as compared to an unlidded one with large die size.  


























Figure 3.10a: Comparison of numerical and measured package thermal resistances 
Airflow in m/s
 
Tj in C-Measured Tj in C-Numerical % Error
0.00 100.00 96.00 4.00
1.00 80.00 73.00 8.75
2.50 67.00 63.00 5.97
3.00 65.00 62.00 4.62
Results comparison: Numerical Vs Experimental
Die Junction Temperature in C (Power: 10 Watts, Ta: 23 C)
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Figure 3.10b: Temperature profile along the package height (Z-direction) - Centre of the package   







75 100 125 150 175 200 225



























75 100 125 150 175 200 225
























90 115 140 165 190 215 240


























90 115 140 165 190 215 240




















20mm die (Natural convection) 
20mm die (Forced convection) 5mm die (Forced convection) 
5mm die (Natural convection) 
Chapter 3 Thermal analysis of flip chip packages 
46  
Figure 3.10d: Closer view of temperature profile along Y-direction (X-Z plane) package center 
 (20mm die on left and 5mm die on right, FC)  
Figures 3.10b shows the temperature profile plotted along the package height in z-
direction (x-y plane) at center of the package. Large temperature gradients between the 
substrate bottom to the die temperature (DT = 49 C) and this even large with PCB 
bottom surface to the die (DT=160 C is predicted with smaller die (5mm die) when there 
is no lid attached to the package in forced convection (airflow 2.5m/s used). Temperature 
gradient and absolute peak temperature is decreased (DT=55 C, between PCB bottom 
and die) drastically with lid attached to the package.  Temperature gradient is not 
significant when the package is simulated with large die size with lid attached or without 
it (DT=36 C, between PCB and die).  
Figures 3.10c shows the temperature profile plotted along the package Y-direction (x-
z plane) at center of the package. The four different locations are chosen, package lid top, 
die center, substrate mid and PCB top surface to assess the temperature variations within 
the package in forced and natural convection.  The package with small die shows large 
temperature gradients across the y-direction and at the middle location of the die 
(approximate temperature difference of 30 C in natural and forced convection). The 
package with the larger die did not show significant gradient at the middle of the 
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forced convection the absolute temperature difference external to the package is much 
lower due to airflow cooling than that under natural convection.   
Figure 3.10d shows the temperature profile in close-up scale to see temperature 
variations and its thermal gradient between the lid top and die across the package. 
Absolute higher peak temperature is observed at the centre of the die both for package 
with smaller or large die package, whereas the lower peak temperature is observed on the 
lid for smaller die and is on the PCB side for large die. Temperature gradient (30 C with 
smaller die) between the lid top-surface and the die is significant with smaller die when 
compared to large die (< 5 C) in forced convection. 
3.4.7 Package power dissipation capability    
Table 3.7 gives the computed package power dissipation capability in natural and 
forced convection environments (airflow: 2.5m/s) when package is attached with a lid 
and without it.  To estimate the package power knowing the package thermal resistance, 
need to make certain assumption between the die junction temperature and ambient, is 
taken as 55 C and 40 C [Tj-Ta].  Estimated package power dissipation is provided in 
Table 3.7. Package power estimation is applicable using JEDEC standard boards, 
however in system level applications these power dissipation capability could differ due 
to the following reasons: a) The effect of the power dissipation is not applicable when the 
neighboring module heat flow could affect b) The size of the PCB and thicknesses in the 
present test as per JEDEC is relatively much smaller than the size of the PCB and 
thicknesses normally used in system conditions. c) The flow velocity 2.5 m/s is a 
"guesstimate". In reality the actual value near to the package could differ or even the flow 
velocity can not be approximated to be a uniform constant value. In order to compare the 
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accurate thermal performance of the package, a full system-level analysis is 
recommended.   
For smaller die size, adding a lid to the substrate increases the package power dissipation 
capacity from 1.8 to 2.2 times in natural and forced convection.  With large die size the 
effect adding a lid increases the package power dissipation between 1.2 to 1.5 times.  Die 
size increase from 5mm to 15mm, enhances the package power dissipation capability 
1.67x (no lid, NC), 1.22x (lidded, NC), 2.11x (no lid, FC) and 1.42x (lidded, FC) 
respectively. Package with large die size and airflow of 2.5m/s can dissipate maximum 
chip power and the same package without lid using smaller die can dissipate 4.1x lower 
chip power. Surface area ratio of 16 is estimated between bigger to smaller chip.  The 
input power of 17 Watts used for all the numerical simulations. 
Input chip power of 17 watts used for simulation that translates to an average die heat 
flux of 68 W/cm2 for 5mm square die size, 7.6 W/cm2 for 15mm square die and 4.25 
W/cm2 for 20mm square die is calculated.   
Table 3.7: CBGA package power dissipation capability with and without lid  
Package IC power disspation capability in Watts 
Tj - Ta = 55 C 
Die Size FC-Lid FC-No Lid NC-Lid NC-No Lid 
5x5mm 9.3 4.2 5.9 3.3 
15x15mm 13.2 8.9 7.2 5.5 
20x20mm 13.8 10.6 7.4 6.1 
Tj - Ta = 40 C 
Die Size FC-Lid FC-No Lid NC-Lid NC-No Lid 
5x5mm 6.8 3.1 4.3 2.4 
15x15mm 9.6 6.4 5.2 4.0 
20x20mm 10.1 7.7 5.4 4.4 
 
NC-Lid    : Natural convection, Package with lid attached  
NC-No lid: Natural convection, Package without lid attached 
FC-Lid     : Forced convection, Package with lid attached 
FC-No Lid: Forced convection, Package without lid attached 
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3.5 Effect of heat sinks on thermal resistance    
Attaching a heat sink on top of the exposed rear side of the ASIC is effective in 
dissipation of heat from the die. Two different low cost passive heat sinks were tested 
(see Fig. 3.11: HS-L and HS-S).  These are two basic standard pin fin (10x10 and 7x7 pin 
fin matrix), bi-directional aluminum heat sinks with size of 35x35x8.35mm and another 
heat sink with 35x35x27.4mm. The surface area ratio of HS-L to HS-S is estimated to be 
greater than two. The package thermal performance depends on the following parameters: 
package junction to case thermal resistance, interface material and heat sink thermal 
resistance. 
    Large Heat Sink (HS-L)    
     
                                                Small Heat Sink (HS-S)           
Figure 3.11: Temperature pattern with heat sink 
Fig. 3.12 compares the numerical estimates of the package thermal resistance values 
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to decrease by 30 to 40% for a lidded package in natural convection, whereas this 
decrease is between 50 and 65% in forced convection. The smaller heat sink offers 25% 
improvement in still air and over 50% in forced convection. An insignificant temperature 
difference of between 2 and 5°C was observed between lidded and unlidded options with 
heat sinks attached for both natural and forced convection. With an active heat sink fan 
(42.5mm square heat sink with 10mm height pin fins and axial flow fan)  mounted on 
top, it was found that the total package thermal resistance decreases less than 1.5 °C/W. 
A thermally conductive thermal interface material was used to attach the heat sink onto 



























NO LID & HS-L
LID & HS-L 
Figure 3.12: FC-CBGA package measured thermal resistance with and without heat sink 
3.6 Heat transfer budget    
The heat transfer rates computed by numerical simulation in still and forced airflow at 
maximum power dissipation are shown in Table 3.8. Approximately 78% of the heat 
enters the test board through the bottom of the package and the rest of the heat is 
dissipated through the top and sides of the package. Evidently, the board itself also acts 
as a heat sink.   
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Clearly, the still air measurement is a characterization of the board-package assembly 
rather than the package alone. In the case of forced convection approximately 35% of the 
heat is convected away from the top and sides of the package. With heat sink attached, 
the majority of the heat (55%) flows through the package top and the rest of the heat 
flows through bottom. This heat sink solution is more effective in forced convection 
rather than natural convection as most of the heat flows through the top in the latter case.   
Table 3.8: Package Thermal Budget 
Package level Thermal Budget 







Natural Convection  Still Air 
Top + Side 22% 57% 51% 62% 
Bottom 78% 43% 49% 38% 
Forced Convection  V = 2.5 m/s 
Top + Side 35% 79% 71% 81% 
Bottom 65% 21% 29% 19% 
 
3.7 Infra-red thermal analysis    
Fig. 3.13 shows the infrared thermal image of a flip chip package with printed circuit 
board captured inside the JEDEC box in natural convection.  The board was placed inside 
the cubical enclosure vertically to permit infrared temperature measurements. The 
package case and board temperature is measured directly from the infrared picture for 
estimating thermal characterization parameters such as jt and jb. Using the package top 
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center temperature and the junction to top thermal characterization parameter ( jt), the 
die junction temperature can be estimated in a user application environment.          
Figure 3.13: Infrared thermal image of FC-CBGA package top surface 
The thermal characterization parameter jt (equation 3.3b), is estimated by measuring 
the package top center temperature during package thermal measurement either by using 
infra red camera or with thermocouple. The value of jt can be used to estimate the 
approximate junction temperature in an application environment.  
If the measured package case or top temperature of the package is  95°C in application 
environment then, [estimated approximate value of jt, using JEDEC test board 
environment, at 2.5m/s airflow is jt = 0.3 C/W] using equation 3.3b: Tj = Pd x jt  + Tt 
can be estimated. At given power of 10 watts, estimated Tj =10 W x 0.3 C/W + 95°C = 
3°C + 95°C = 98°C.  This is below the die maximum junction temperature specification 
requirement of 110°C. 
It is demonstrated that the developed thermal model can predict thermal resistance 
adequately (within 10% error). The heat sink effect could not be validated with actual 
measurements due to the use necessity to different heat sink in actual measurements. 
There is no significant variation of the package thermal resistance values with ambient in 
forced convection. However, the junction temperature of the device increases linearly 
with rise in the ambient temperature. It should be noted that the thermal resistance of the 
Thermal image: Package with 
Thermal Test Board 
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package decreases with increasing chip power in still air, because natural convection 
flows are more dominant with increased power but not significant between 3.0 and 5.0 
W/cm2. As the ceramic substrate has a high thermal conductivity, doubling the substrate 
thickness does not introduce a significant change in thermal resistance. It is shown that an 
FC-CBGA package with an external heat sink and an air velocity of 2.5 m/s gives a die 
temperature lower than 110°C under ambient condition of 85°C at a maximum power 
level of 17 Watts. For lower power and high-speed applications the same package could 
be used without lid and external heat sinks depending on the system requirement.  
3.8 Summary 
This study has demonstrated that a CFD-based thermal model for the FC-CBGA 
package has been developed successfully. Simulated the airflow patterns and temperature 
contours have been used to identify airflow and high temperature regions. This three 
dimensional simulation provided valuable information about the die junction, board and 
package case temperatures and package thermal resistance.  
The numerically estimated die junction temperature was found to be in good 
agreement with measurements.  The thermal resistance for lid and lidless packages has 
been predicted with good accuracy in both natural and forced convection environments. 
The effect of a lid with a heat sink attached in forced airflow was found to be 
insignificant. The effect of die size is a significant factor for efficient thermal power 
dissipation of the package.   
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CHAPTER 4  
INTERFACE THERMAL CHARACTERISTICS 
OF FLIP CHIP PACKAGES 
4.1 Introduction 
In Chapter 4 effects of some of the major contributing components such as bond 
line thickness, thermal conductivity of the material and effect of voids due to assembly 
process with selection of few heat spreaders (lids) and thickness with and without heat 
sink that are critical to thermal management, are investigated. Theta-JC and Theta-JB 
thermal performance of three different FC-CBGA square packages (35mm, 22mm and 
18mm), using cup lid, flat lid and no lid situations were numerically employed. Extensive 
numerical Theta-JC thermal performance of 35x35 mm CBGA package was evaluated 
with three different die sizes (5x5mm, 15x15mm and 20x20mm) and with different TIM-
I materials. Effect of theta-JB performance on substrate thermal conductivity increase is 
numerically predicted.  
4.2 Package Thermal Model Construction 
The detailed constructions of different flip chip package cross sections with and 
without lid attached are shown in Figures 4.1(a)-(e).  These were explained numerically 
for their thermal performance characteristics.      
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Figure 4.1: Various thermal interface materials (TIM) used in electronic packages 
The active faces of the die with bumps are soldered onto the substrate.  The other 
side of the substrate is attached with eutectic solder balls to affix the package onto the PC 
board. Fig. 4.1a shows the package cross-section without the lid where the die is exposed 
on the top surface (also called bare die or lidless package). Figs. 4.1b and 4.1c shows the 
CBGA package with flat lid and cup lid integrated on top. The cup and flat lids are 
attached to the die by a thermal interface material (TIM-I). For cup-lidded package, 
higher thermal conductive epoxy with weaker mechanical properties can be selected 
whereas for flat lids both thermal and mechanical properties have to be strong enough to 
hold the lid on top of the die. If a bare die is used, direct heat sink attach on top of the die 
with TIM-II is used which is critical to transfer the heat from package to heat sink. The 
















a) Bare die package
b) Package with Flat Lid













d) Bare die package with Heat Sink
e) Cup Lid package with Heat Sink
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                       Figure 4.2: Three different computational thermal models  Cross section   
The three-dimensional governing equations are solved for steady state solutions inside 
the enclosure around the package. The thermal performance of electronic packages is 
generally quantified in terms of their thermal resistance. Traditional metrics such as 
junction-to-case, junction-to-board and junction-to-ambient thermal resistances are used 
as figures of merit to compare package thermal performance. 
In this study, simulation results and analyses are reported based on detailed 
conduction-based FLOTHERM simulation models for Theta-JC as per ring cold plate 
test, cooling flow channels used for Theta-JB as per JEDEC standard [EIA/JESD 51-9] 
and simplified FLOPACK two resistor compact net work model was used for quick 
thermal assessments as shown in Figure 4.2. Numerical predictions are compared based 
on the package junction to case and junction to board thermal resistances ( JC and JB). 
Creating validated compact models of electronic packages have always been a challenge 
in the electronics industry. The junction-to-case thermal resistance ( JC) is normally 
derived from a top cold plate test, in which the package is placed on a board with all sides 










a) Package in a Top cold plate (Flotherm Model)
b) Package in a Ring cold plate (Flotherm Model)
c) Two resistor network compact model (Flopack)
Rjc
Rjb
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the top surface. Hence, most of the power dissipated from the package leaves through its 
top (isothermal) surface. Subsequently, the junction to ambient thermal resistance, JA 





        
(4.1)  
Where TJ is the junction temperature, TC is the temperature of the cold plate and P is the 
power dissipation rate of the die in watts. Similarly, the junction-to-board resistance ( JB) 
is derived by placing the package in a specially constructed harness known as the Ring 
Cold Plate. This method is as per JEDEC standard. The Ring Cold Plate (Figure 4.2b) 
fixture consists of a standard 4-layer JEDEC board inserted between two cold plates. The 
cold plates are in the shape of a ring. Thus heat travels from the package through some 




JB (4.2)  
Where TB is the board temperature, taken at a point on the board surface located in the 
middle of the longest side of the package, no more than 1 mm from the package edge.  
The junction temperature for a specified junction-to-ambient thermal resistance, 
power dissipation, and ambient temperature is given by the following formula if the 
package is not used with heat sink,  
AJAJ TPT *       (4.3) 
If a heat sink is used with the package then TJ is estimated as given by the following 
formula:  
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ASACSJCJ TPT *     (4.4) 
Thermal resistance values for junction-to-ambient, Theta-JA, and junction-to-case, Theta-
JC, are used to measure the IC package thermal performance. Theta-JC is a measure of 
the package's internal thermal resistance along the major heat flow path from die to 
package external. This value is strongly dependent on the material, thermal conductivity, 
and geometry of the package.  
4.3 Governing Equations and Boundary Conditions 
The flow and heat transfer phenomena are similar to chapter 3.2.2 which are governed 
by equations of conservation of mass, momentum and energy. Boundary Conditions 
applied along the wall and inlet are given below, 
Theta-JC: Conduction model   
x = y = z = 0, T = 20 C, air  
x = y = 0, T = 20 C, air    
z = L, T = 20 C and htc  = 1E6 W/m2 K 
Theta-JB: Conduction model  
x = y = z = 0; T = 20 C   
x = y = z = L; T = 20 C   
Theta-JA: CFD model  
x = 0; u = 2.0m/s; v = w = 0; T = 20 C   
y =z = 0; u = v = w = 0; T = 20°C  
x = y = z = L; u = v = w = 0; T = 20 C   
A grid refinement study was conducted by evaluating progressively the model results for finer 
grid sizes. A structured grid is generated with manual control using the grid patch technique. The 
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model is not completely symmetric, therefore full 3D model of the problem needs to be 
considered. Thermal models were created using the material properties listed in Table 3.1.    
4.4 Results and discussion 
Simulations were carried out for package body sizes ranging from 18mm to 35mm 
with three different die sizes varying from 5mm to 20mm. The effects of flat lid 
thicknesses and its material changes were also studied. Flat and cup lid performance were 
also investigated. Effect of voids on Theta-JC and substrate thermal conductivity effect 
on Theta-JB and its material changes as well as flat and cup lid effects were included. 
Detailed FLOPACK two resistor compact network models were utilized to establish the 
thermal characteristics of 35mm square CBGA package with different die sizes. Uniform 
heat input of 17 watts was applied on the mid-region of the die.  Die junction temperature 
and package board or case temperature were predicted at ambient temperatures of 20 C 
using the detailed FLOTHERM thermal model.  
The values of package thermal resistances such as Theta-JC and Theta-JB are 
estimated and reported in this study. FLOPACK s two-resistor model reported the 
resistance values directly. Numerical simulations were carried out for several grid 
systems in order to establish mesh independent results with the localized grid cells. 
4.4.1 Effect of BLT, die size and TIM-I using cup lid 
It is important to examine the material properties that are critical in defining the 
properties of thermal interface materials for BGA applications. Reducing the bond line 
thickness or increasing thermal conductivity of the material can achieve minimization of 
interfacial thermal resistance. Figure 4.3a shows the effect of TIM-I thermal conductivity 
increase on the interface thermal resistance as the bond line thickness increases for 35mm 
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package using 5mm die with cup lid. The increase of thermal resistance is more sensitive 
at lower thermal conductivity as the bond line thickness increases. Theta-JC performance 
curve is nearly flat and has no effect as thickness increases using Mat-IV (k=10 W/m k) 
and Mat-V (k= 20 W/m K).  The other interfacial material thermal conductivities are, 
Mat-I (k=0.2 W/m k), Mat-II (k=0.8 W/m K) and Mat-III (k= 2.0 W/m k). The package 
thermal resistance decreases approximately 50% with BLT change of 100um to 25um 
using Mat-I, where as the similar decrease is only 27% with Mat-IV and is 17% with 
Mat-V. A thermal model is expected to predict the thermal resistances within +/-20 % 
accuracy which is acceptable in industry. The value of package thermal resistances can be 
reduced between 4 and 12 times on a smaller die package by selecting suitable high 
conductive material and achieving reasonable bond line thickness.   
Figure 4.3: Theta-JC performance curve with different TIM-I and BLT (35mm FC-BGA package) 
Figure 4.3b shows similar thermal performance curves for a large die size. By 
increasing the die size from 5mm to 20mm, the effective heat transfer area increases 16 
times. It is predicted that thermal resistance decreases 9 to 12 times with die size 
increase.  The magnitude of Theta-JC is predicted to be 0.3 to 0.8 °C/W with Mat-I and is 
in the range of   < 0.1 °C/W  using Mat-IV. 





















































b) Cup lid package with large die a) Cup lid package with small die 
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4.4.2 Effect of BLT, die size and TIM-I using flat lid 
Figures 4.4a and 4.4b show similar thermal performance curves for flat lid package 
with different die sizes (5mm and 20mm).  Predictions for different BLT s and various 
thermal interface material are seen to be those for similar to cup type lid, the values of 
thermal resistances are sensitive to bond line thickness increase with low conductivity 
materials and the values are lower or the curve is nearly flat curve as thermal 
conductivity increases.  The value of Theta-JC variations was predicted to be lower with 
die size increase. For nominal BLT of 50um with Mat-III, which has 2.0 W/m k 
conductivity, the value of Theta-JC decreased from 1.5 °C/W  (with 5mm die size) to 
0.17 °C/W  (with 15mm die size) and then to 0.1 °C/W  (with 20mm die size).   
Figure 4.4: Theta-JC performance curve with different TIM-I and BLT (35mm FC-BGA package)  
4.4.3 Effect of package body size and substrate 
conductivity 
Figure 4.5 compares the thermal performance of various BLT with different materials 
for package body sizes of 18mm and 35mm with smaller die size. Small die size is 















































a) Flat lid package with small die b) Flat lid package with large die 
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chosen since it is more sensitive to Theta-jc performance compared with large die 
package.  The value of Theta-JC is predicted to be higher with large body size due to heat 
spreading in the substrate compared with smaller body size with 5mm die size. The value 
of using low conductive material is more sensitive for BLT increase. With higher 
conductive material using smaller die size, thermal performance of both package curve 
are nearly flat and is merged as seen in Fig. 4.5. At lower BLT the material effect is less 
sensitive than that of higher BLT. Additional simulations were done by changing the 
thickness of the flat lid from 1.5mm to 3.00mm, but the results did not show any 
significant change beyond 3% increase. Changing the flat lid material from aluminum to 
copper also did not show any improvement on package Theta-JC thermal performance 
beyond 3%.     
Lidless or package without any lid attach is seen to be sensitive on Theta-JB 
performance without any external heat sink. Figure 4.6 compares the thermal 
performance of 35mm package with two different die sizes. Substrate material with 
smaller number of copper layer is expected to have effective equivalent conductivity 
below <5.0 W/m K.  When the package is used with smaller die with low conductivity 
substrate material Theta-JB performance of the package is sensitive. The value of 
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Figure 4.5: Theta-JC curve           
 
Figure 4.6: Theta-JB curve          
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of die size using low conductive substrate material. Use of material like alumina ceramic 
as substrate material (k = >14 W/m K) performs better with lower Theta-JB performance 
characteristics with die size increase. Any thermal resistance rise leads to linear increase 
in the die junction temperature with the bare die package whereas the die junction 
temperature increase is not a linear function for a lid-attached package.  
4.4.4 Effect of heat sink and interface materials  
Elimination of one interface helps high-performance dies that use either a 
thermal lid or a heat spreader. Two thermal interfaces in the heat removal path are from 
the die backside to the ambient 
 
the die to lid and lid to heat sink interfaces. 
Eliminating one of the interfaces will reduce a significant fraction of the overall junction 
to ambient thermal resistance. Lids are not only used to spread the heat but also to protect 
the die which helps to spread the heat from the concentrated die footprint to a larger area 
so that the heat sink is more efficient in dissipating heat to the environment.  

























Figure 4.7: Effect of package Theta-JC  
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Figure 4.7 shows the predicted Theta-JC package thermal resistance of a 18mm square 
CBGA package using different TIM-I materials and lids. Thermal conductivity of the 
interface material is qualified for flat lid interface material with good mechanical 
properties with wetting and adhesion found to be with k value 0.4 W/m K and 1.5 W/m K 
with fillers added to control the flatness and bond line thickness.  When a bare die 
package is used, the interface material between the die and heat sink is softer or more 
compliant to prevent damage during assembly or operation. Cup lid TIM-1 has the 
flexibility of going to higher thermal conductivity without much concern about 
mechanical properties as lid attached onto the substrate.  Package designs to protect bare 
die will enable the wider use of bare die packaging and elimination of one of the two 
interfaces in the heat transfer path.  Two different BLT thicknesses are compared in Fig. 
4.7. The value of Theta-JC for bare die is less than 0.05 °C/W  with large die size. 
Further increases in device power dissipation will require significant improvements in 
interface materials, increased thermal conductivity, improved ability to work 
synergistically with other packaging components to allow thinner bond lines, and 
increased use of bare die packaging will be needed to meet future challenges. 
Figure 4.8 shows the estimated total power dissipation of the 18mm CBGA package 
using standard heat sink at airflow rate of 2.0m/s with and without interface material 
(TIM-II) for different package choices.  Bare die package with no interface resistance 
using TIM-II can perform 1.6 times better than Flat lid and 1.05 times better than cup lid. 
It should be noted that the power dissipation of the bare die package decreases nearly 
60% using TIM-II material. For cup lid and flat lid package power estimate dropped 15% 
for the same TIM-II material, due to lid effect heat transfer from concentrated die to lid 
then by convection. 
Chapter 4 Interface thermal characteristics of flip chip packages 
65 
18mm CBGA Package power estimation - Bare Die Vs Flat and Cup Lids 














































Tj-Ta = 40'C 
Figure 4.8: CBGA package power dissipation with and without TIM-II 
It is demonstrated that selection of right interface material is critical when a bare 
die is used with external heat sinks in system environment.  Further increases in device 
power dissipation will require significant improvements in interface materials, increased 
thermal conductivity, improved ability to work synergistically with other packaging 
components to allow thinner bond lines, and increased use of bare die packaging will be 
needed to meet future challenges. 
4.5 Effect of voids 
First level TIM formulation development for flat lid issues are identified as bulk 
thermal conductivity, thermal interfacial resistance, and bond line thickness for package-
level considerations and filler conductivity, filler loading, and filler particle size for 
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material formulation considerations. Optimized thermal performance is achieved by 
manipulating some of these key parameters.  During the development phase, flat lid TIM-
I attach epoxy curing evaluation show that material degradation and formation of voids.       
Figure 4.9: Location of potential voids with TIM-I  
In this study the effect of voids on Theta-JC performance was investigated 
numerically if the effective voids are 5%, 10% and 15% of the total volume. For the 
numerical study, all these are voids assumed to form at the top half region of the whole 
volume, as uniform void distribution through out the whole volume, as single void at the 
centre region.  Figure 4.9 shows the pictorial representation of potential voids assumed in 
TIM-I for the simulation. Equivalent thermal conductivities values are assumed for 
simulation based on % of voids.        
Included as distributed void at upper half of the 




Included as distributed void in the whole volume 
of Die Attach epoxy region.  
TIM+VOIDLid
Die
Included as single void at centre of the DA region. This may not
happen in actual manufacturing but possible worst case on 
Theta-JC predictions if occurs. 
TIM
Void
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Table 4.1: Theta-JC effect due to potential voids with TIM-I 
Epoxy Thk
in um No void 5% void 10% void 15% void
25um 1.11 1.16 1.20 1.26
50um 2.01 2.09 2.18 2.28
25um 1.11 1.15 1.18 1.20
50um 2.01 2.05 2.10 2.15
25um 1.11 1.23 1.34 1.44
50um 2.01 2.18 2.33 2.47
Solid single void at centre of DA region
22mm CBGA Package, Thermal Resistance: Theta-JC, °C/W
Flat lid used, Die to lid attach conductivity: 0.4 W/m K
Void distributed across the whole voulme of DA region
Void distributed in the upper half of the DA region
 
Table 4.1 shows a comparison of the Theta-JC performance for two different 
BLT s.   Lower Theta-JC is estimated when voids are uniformly distributed in the top 
half of the region compared to the whole volume with uniform void distribution. For 
package Theta-JC the increase is seen to be relatively high with lower BLT thickness 
compared with higher BLT thickness. It is possible that predicted results might have an 
error range of 15 to 20% due to modeling assumptions. An experimental study is required 
to verify the numerical data. Higher Theta-JC is estimated with single void at center 
region as worst-case package Theta-JC increase possibilities,  ~10 percent increase with 
5% voids, ~17%  increase with 10% voids and  ~23%  increase with 15% voids.     
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4.6 Summary 
This study has demonstrated that flip package junction to case thermal resistance can 
be minimized in several ways by right selection of interface material for flip chip 
packages. Effect of package thermal performance with different types of lids and bare die 
options predictions were compared. Assembly process effect such as BLT and percentage 
of void effect on thermal performance of the package were assessed. The effect of die 
size on thermal performance is seen to be critical on package thermal resistance for flip 
chip packages with high power dissipation IC s. Numerical simulation provided valuable 
information about the package interface thermal resistances on substrate conductivity 
effect based on junction to board package thermal resistance. The total power dissipation 
effect for lid, lidless and bare die packages has been predicted for comparison. The effect 
of eliminating interface resistances by TIM-I, lid and also using least resistance of TIM-II 
is effective for high power thermal applications based on bare die package power 
dissipation with heat sink. The effect of die size is a significant factor for efficient 
thermal power dissipation.   
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CHAPTER 5 
MELTING OF PCM IN A SIDE HEATED 
ENCLOSURE BY A SINGLE HEAT SOURCE   
5.1 Problem and Scope  
In chapter 5, the primary focus of the work is to investigate the feasibility of 
using phase change materials (PCM) for application in the thermal control of portable 
electronic devices, which are used intermittently. The heat transfer characteristics 
(freezing and melting) of a PCM-based control unit are tested experimentally for various 
power levels and orientations of the PCM package and various melting/freezing times 
under cyclic steady state conditions. Furthermore in chapter 7, subsidiary attempt is made 
with a 2D numerical model results were carried out to compare with the experimental 
results. The design of the experimental setup was tuned towards application of multi-
functional portable electronic devices such as cell phones with camera and PDAs with 
multifunctional features, lightweight laptop computers and compact digital cameras.  
Thermal management within the overall design of electronic products is 
increasingly important since each new generation of electronic devices squeezes more 
power and performance into even smaller packages. In recent years, phase change 
materials have been widely examined as alternative cooling methods for such transient 
electronic cooling applications as personal computing, wearable computers, mobile 
phones, digital video cameras etc. Passive thermal management using PCMs is suitable 
for applications where heat dissipation is intermittent or transient. Among the advantages 
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of PCM are: high latent heat of fusion giving high energy density, high specific heat, 
controllable temperature stability and small volume change on phase change. Heat is 
stored (withdrawn from hot component) during melting and is released to the ambient 
during the freezing period.  
For thermal management of electronic components, the chip and other functional 
electronic components must be kept below their respective allowable maximum 
temperature at all times during normal operation. Generally, considering that each chip 
has a different maximum operating temperature, the global maximum allowable range 
from 85 to 150 C to prevent from overheating. Furthermore, the tolerated temperature by 
humans must be considered as well. As reported by Henry Dreyfuss Associates [1993], 
the maximum temperature humans can tolerate for one hour is 49 C and 50 and 62 C for 
metals and non-metals, respectively. Leoni and Amon [??] assumed that humans can 
comfortable hold plastic objects up to 45 C. Such basic criteria are involved in the 
thermal control design of portable electronic devices.   
An experimental attempt was made to study heat transfer of a single PCM 
(paraffin wax), placed in a hollow aluminum containment heated by a single uniform 
heater on one side. It is designed to understand the fundamental thermal characteristics of 
PCM melting/freezing in a thin tall enclosure. The enclosure was covered with a plastic 
sheet to simulate the thermal setup of a typical portable electronic device. Transient 
temperature profiles at several points were recorded using thermocouples; also, infrared 
imaging and flow visualization of melting were analyzed. From these data, information 
such as the melting time, time to reach steady state, maximum heater and external 
temperatures were derived for three different orientations (horizontal, vertical and slanted 
at forty-five degrees) at different power levels. As a test case, one experimental study was 
conducted including cyclic on/off application of power inputs. Intention of this study is to 
understand the effects of various factors melting a PCM inside the enclosure towards 
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electronic cooling applications in which convection heat transfer in an enclosure might 
play an important role during melting/freezing as one of the feasibility towards 
electronics thermal management studies. 
5.2 Experimental Study 
5.2.1 Measurement setup    
As shown in Fig. 5-1a, the setup is designed to simulate the layout of a typical 
electronic device. Main components of this device include a PCB board, a chip module 
and an external casing. The oversized PCM package is intentionally designed to provide 
good resolution of the internal temperature profile with the PCM. Considering that this is 
a transient heat transfer problem in 3D domain, 3D spatially spaced thermocouples were 
inside the enclosure at fixed intervals to record the evolution of temperature with time at 
the monitored points. The experiments were limited to a single PCM (paraffin wax), 
whose properties are given in Appendix A. Placing a single uniform heater on sides of the 
PCM enclosure package simulated the heat dissipation of the chip module.  
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Figure 5.1a: Experimental setup  
The PCM enclosure package and the external plastic casing were placed in close 
contact, using a 6 mm Perspex plate behind the heater. The other sides were encased in 3 
mm Perspex. Perspex is chosen because its low thermal conductivity is 0.17 W/mK, 
which is same as that of ABS material. Also it is transparent. ABS is used in most 
external casing of portable electronic device. The transparency was needed for a 
visualization of the melting phenomenon in the last phase of the experiment.  
The data acquisition unit used was an Agilent 34970A Data Acquisition Unit, 
linked to a PC. This setup enables the temperature of each thermocouple to be captured at 
fixed time intervals and plotted in real-time. Thirty-one type-T thermocouples were 
attached to the internal PCM cavity as well as its external surfaces. An additional 
thermocouple was fixed near the setup to record the ambient temperature. In addition, 
infrared imaging was used for capturing temperature profiles of the external casing at 
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fixed intervals for some of the experiments to provide a continuous temperature profile 
that thermocouples were unable to provide. The PCM package was essentially an 
aluminum case filled with paraffin wax and with thermocouples rigged inside.  
The detailed geometric dimensions of the enclosure and additional details are 
given in Appendices C to E. Appropriate amount of paraffin wax poured into the cavity. 
The total volume of the tall enclosure is 89 cm3, allowing around 10 to 20% of volume 
for PCM material expansion while heating, about 71.2 cm3 of volume filled with paraffin 
wax. Based on the density of solid paraffin wax, 64gram of wax was required. About 
70gram of wax was put into a glass beaker and melted fully in an oven. The tedious 
sealing effort was to ensure a leak proof PCM package, especially during the pressure 
build up during the expansion of the liquid phase. Finally, the whole package was 
sprayed with matte black paint for ease of taking infrared images. The schematic drawing 
and pictures of the plastic case is in Appendix B.  
The heater dimensions were 50 mm by 50 mm by 1.5 mm (thickness) with a 
surface area of 2.5 X 10-3 m2. This size is bigger than a typical chip module in a portable 
device. However, due to the oversize PCM package, the heater is also chosen to be larger 
to compensate. The heater material is silicone rubber. 
Most of the heat storage is as latent heat of fusion and specific heat of the 
paraffin wax. The schematic diagram of the assembly of parts to form the simulated 
portable electronic device is given in Appendix C. An additional thermocouple were used 
enclosure external and also to record the ambient temperature. A total of 31 
thermocouples location and the corresponding layout are shown in Appendix D with 
labeling for all the thermocouples (including the internal thermocouples). All 
thermocouples were calibrated using the water bath method using master thermometers. 
The deviations at steady state room temperature for all thermocouples were within ±2.0 
C. The schematic diagrams and photographs of the different orientations are in Appendix 
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E. The positions of the row a and row k were included in the schematic drawings to 
orientate the PCM package for the purpose of result analysis. 
5.2.2 Experimental testing    
Table 5.1: List of experiments accomplished 








Constant 6 W 
(with full external 




Constant 9 W 
(with full external 
plastic case) Slanted at 45 
degrees 
Horizontal 
(Taken from the 
front) 
Vertical   
(Taken from the front 
and from the side) 
Constant 12 W 
(with full external 
plastic case) 
Slanted at 45 
degrees (Taken from the 
front) 




(Taken from the 
front) 
Cyclic 12 W 





(Taken from the 
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(with full external 
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Vertical 
(Taken from the 
front) 
Cyclic 12 W 
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(Taken from the 
front) 
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5.2.3 PCM melting and freezing different stages   
Fig. 5-1b shows different distinct stages of the experiments with constant heat 
dissipation.        
Figure 5.1b: Different stages of PCM Melting in a constant power experiment 
The data acquisition system was started up and two sets of scans (with intervals 
of 30 seconds between each set) were allowed to proceed before the heater was turned on 
to the desired power level. Once the heater was on, the system, including the solid PCM, 
undergoes sensible heating stage. The next stage is the phase change stage of the PCM, 
melting occurs initially near the locality of the heater. Some internal thermocouples 
would exhibit a sharp flattening in temperature-time graph, due to the absorption of the 
latent heat of fusion for melting to occur, rather than for sensible heating initially. The 
melting temperature range of the paraffin wax is 48 to 56 C as it is a mixture of several 
paraffin s. 
For the constant power 6 W experiments only, the steady state for the system was 
reached during the phase change stage. For the constant power levels of 9W and 12W 
experiments only, the steady states only came after the PCM had almost fully melted and 
the liquid PCM was at the stage of sensible heating. The physical state of the PCM at 
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steady state was liquid with the possible exception of zones very near the aluminum 
walls. Again, the onset, the duration and the steady state temperatures differed case to 
case. The freezing stage was defined from the time the heater was off until all internal 
thermocouple readings came within 5 degrees of the ambient temperature. 
5.2.4 Data recording for cyclic melting experiments  
The alternate peaks and troughs corresponding with the variation in heat 
dissipation define the main characteristic of the temperature-time graph for cyclic heating 
and cooling. As for all systems, an equilibrium or steady state condition was reached after 
some thermal cycles of the heater. Obviously during this equilibrium condition, the 
temperatures of the device did not become flat as the thermal cyclic was continued. The 
cyclic power was applied until the equilibrium condition defined above was observed 
on the real-time temperature-time graph. 
5.2.5 Reproducibility of data  
The experimental test for constant input power of 9W in 45 angle orientation 
were repeated for both melting and freezing phases to check for the reproducibility of 
data. The thermocouple data at the heater and at the centre of the PCM package 
temperatures were plotted and superimposed on the same graph. Small deviations in 
temperature fluctuations were detected but those within the reasonable expectation of 
negligible possible random errors. Experiment reproducibility test results are shown in 
Appendix F. 
5.3 Experimental results 
In the experimental study, the effects of the following parameters were examined: 
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Power level: For the vertical orientation, power inputs were set at 6W, 9W and 12W with 
power density at 2.4 kW/m2, 3.6 kW/m2 and 4.8 kW/m2, respectively.  
Orientations with respect to gravity: For fixed power input of 12 W, orientations 
examined were: horizontal, vertical and inclined at 45 to the vertical.  
Melting/freezing times until cyclic steady state is reached. During cyclic steady state for 
the vertical orientation case with 12W input, various melting/freezing times were selected 
for testing.  
To analyze the thermal performance of the PCM package, values of some 
important variables must be clarified before detailed discussion. During the experimental 
testing, the temperature of the heater should be kept under 85 C since it is typically the 
highest operating temperature for most chips to ensure reliability. Also, the performance 
of the CCD in digital cameras degrades above 85 C. Since the plastic casing is the surface 
user actually hold during use of portable electronic devices, the external temperature 
should be held below 45 C for use comfort. These constrains were considered in this 
study.  
5.3.1 Effect of power levels  
First, a similar experimental setup but without the PCM was built and tested for 
comparison with the PCM package.   
Results showed that the heater and plastic sheet temperatures of the former 
device exceeded 100 C within 20 minutes for all power levels. This means that the PCM 
package has the capacity to hold back temperature rise of the device at critical points. 
Fig. 2 shows temperatures of the heater for various power levels. Since the heater is 
directly attached to the PCM package, the heater temperature reflects the status of the 
PCM package. Since the heater reached its maximum temperature it implies that the PCM 


























































had melted fully. It is observed that a lower power level resulted in a longer time for full 
melting and also a lower maximum temperature.   
Results of operating at different power levels                                         
Figure 5.2: Comparison of the heater temperature for various input power 
Figure 5.3: Comparison of the plastic case temperature for various input power 
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However, it must be noted that the power input is decided by electronic device 
itself and not by users. Hence, various power input levels have to be considered in design. 
With increase of power from 6W to 9W to 12W, the time for full melting decreased from 
8850s to 8050s to 6400s, while the maximum temperature of the monitored point varied 
from 58 C to 73 C to 82 C, respectively. Also, as can be seen from Fig. 5-2, the time for 
solidification of the PCM package during which the heat accumulated during melting is 
dissipated is much longer than that needed for melting. Note that natural cooling rather 
than forced convection cooling cooled the setup. The PCM at the midplane takes a longer 
time to freeze due to the poor thermal conductivity of paraffin wax. However, the effect 
was minimized by the small thickness of the package. Actually this is also the core idea 
of small capsulated PCMs for increasing of thermal conductivity. Hence, for small 
packages as discussed here, methods for enhancing the thermal conductivity of PCM 
such as use of metal meshing structures or partitions may not be necessary as they 
increase the cost of such devices. However, for large PCM packages, the improvement of 
the thermal conductivity of PCM itself would increase its thermal performance and hence 
may be worth considering.  
Fig. 5-3 shows the temperature of the plastic case at various power levels. As 
mentioned earlier, the plastic case is held by the user. Hence, its maximum temperature 
should be controlled to be comfortable for users. However, poor heat spreading can result 
in undesirably high temperatures at some parts of the device. At the back of the plastic 
case next to the heater, temperature profiles recorded were beyond the comfort level 
within 5 minutes of operation. However, on the front side of the plastic casing, steady 
temperatures for 9W and 12W were slightly below the melting point of the PCM (T = 42 
C). The reason for this observation is that the PCM near the walls undergoes phase 
change at the later times. 
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On the other hand, for the case of 6W, the steady state temperature at the same 
location was much lower than the PCM s melting temperature (T = 34 C) as the PCM 
near the walls was still in solid phase. Therefore, if a heat conduction path of low thermal 
resistance could be provided from the back of the heater to the PCM package, the 
temperatures on all sides of the plastic case could be sustained at a comfortable level. 
Alternatively, both sides of the heater can be clad with PCM packages that are half the 
thickness of the original to accomplish the same effect.  
There could be an optimum PCM size for each power input that needs to be 
experimented well for various input parameters and PCM materials. This optimized size 
can be defined as the smallest size of PCM slab required to maintain the heater below 85 
C and the external plastic case under 45 C for the duration of life of the battery of the 
device. The latent heat of fusion for the PCM must be utilized in the 9W and 12W cases. 
The 6W case shows that the PCM could be of a smaller size and yet achieve the specified 
temperature profiles. This reduction in size is critical for cost considerations and for 
keeping the overall size and weight of the device itself smaller.            



























































5.3.2 Effect of Orientation  
Fig. 5-4 shows the heater temperature for various orientations: horizontal, 
vertical, and inclined at 45 to the vertical.   
Results of operating at different orientations                                      
Figure 5.4: Comparison of the heater temperature for various orientations 
Figure 5.5: Comparison of the plastic case temperature for various orientations 
Chapter 5 Melting of PCM in a side heated enclosure by a single heat source  
82 
Results shows that the orientation of the simulated package affected its steady 
state temperature and the cooling time of PCM because of free convection effects in the 
PCM melt. For the vertical case, the time for full melting is decreased due to the 
increased effect of natural convection. However, as seen from this figure, the effects of 
orientations were small enough to be ignored for practical applications.  
Fig. 5-5 demonstrates the measured temperature evolution of the plastic case for 
three typical orientations. Similar to the temperature distribution over the heater, the 
effect of orientation on the plastic case temperature is small. The maximum temperature 
decreases for horizontal to slanted, to the vertical position. During use of portable 
electronic devices such as mobile phones or PDAs; the position and orientation of the 
device is subject to random change. Considering the negligible effect of orientation on 
the thermal performance of PCM-based thermal system. The models can be expected to 
work safely in real environment.   
5.3.3 Effect of Melting/Freezing Times  
Fig. 5-6 shows the evolution of heater temperature with time for different 
melting/freezing times under cyclic steady state. Comparing the cyclic and constant 
power experiments for 12 W in vertical orientation, the cyclic one was able to sustain 
temperatures at all points of the simulated device at very low levels (55 C for heater and 
34 C for external casing temperatures) for large on/off cycles. Thus, when designing a 
PCM package for electronic cooling, the average power (such as RMS value) over the 
duration of the battery life should be used as the design criterion. Else, if constant peak 
power was assumed, the resultant PCM package would be oversized to meet the cooling 
needs in operation of the device. The unnecessary bulk would add to the cost, size and 
weight of the final device.  




























5 min on-off interval with plastic case
5 min on-off interval without plastic case
15 min on-off interval without plastic lid
Constant power with plastic case
Thermal resistance between the PCM and the ambient has a significant effect on 
the equilibrium temperatures of the device and the duration of temperature suppression. 
This aspect is important to improve the melting and freezing characteristics of a small 
PCM package rather than improving the internal thermal resistance within the PCM 
package. For application of PCM in the portable electronic industry, the size of a PCM 
package should not exceed ten percent of the whole device. Considering the small size 
required, the effect of thermal resistance to the ambient would have a greater impact on 
the performance rather than on improvement of the internal thermal resistance of the 
PCM.    
Results of operating at different cyclic power intervals Vs constant power                         
Figure 5.6: Comparison of the heater temperature for different melting/freezing 
times at cyclic steady state
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5.4 Infra-red thermal pattern analysis 
Fig. 5.7 to 5.9 shows the various infrared thermal images taken during on 
and off cyclic PCM melting condition to understand the characteristics.                                         
Figure 5.7: One cycle at Equilibrium Condition for 12 W Vertical without front 
over (External Front Temp Profile) for 15 min on-off Cyclic Power  
Figure 5.8: One cycle at Equilibrium Condition for 12 W Vertical without 
plastic case (External Front Temp Profile) for 5 min on-off Cyclic Power  
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There is no concrete conclusion can be drawn from the infra-red images on the 
melting patterns of the PCMs as shown in Figs. 5-7 to 5-9 since they are not the direct 
reflection of the PCM melting temperature.  
Comparison of Experimental and Simulation results                 
             Figure 5.10: Experimental IR images for melting at vertical 12W constant power 
(external side profile)   
Initially, these thermal images show the external case temperature variations of 
the enclosure rather than the melting phenomena. Thermal resistance from the PCM to 
the ambient has a significant effect on the equilibrium temperatures of the device and the 
duration of temperature suppression. This aspect is more important to improve the 
Figure 5.9: One cycle at Equilibrium Condition for 12 W Vertical without plastic 
case (External Front Temp Profile) for 15 min on-off Cyclic Power  
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melting and freezing characteristics of a small PCM package rather than improving the 
internal thermal heat resistance within the PCM package. Fig. 5.10 shows the infrared 
thermal image captured from sides during the measurement to compare with numerical 
results.  There was no one to one match could be achieved due to several variations 
between numerical model and the experimental setup. 
5.5 Experimental test data 
5.5.1 Effect power levels  
Durations for which the heater temperature can be sustained below 85 C: 
 
at least 100 minutes for 12 W 
at least 135 minutes for 9 W 
at least 150 minutes for 6 W 
Max. heater temperature at steady state: 
82 C for 12 W 
73.5 C for 9 W 
57.5 C for 6 W 
Plastic case temperature on backside in steady state: 
82 C for 12 W 
67 C for 9 W 
55 C for 6 W 
Plastic case temperatures at front side in steady state: 
42.5 C reached after 105 minutes for 12 W 
42 C reached after 135 minutes for 9 W 
34 C reached after 150 minutes for 6 W 
Chapter 5 Melting of PCM in a side heated enclosure by a single heat source  
87 
Freezing times (defined as time the heater was off to time the PCM cooled to 45 C) for 
the PCM at all points were: 
 
15 minutes for 12 W for the PCM at all points 
10 minutes for 9 W for the PCM at all points 
not applicable for 6 W for the PCM at all points 
Cooling times of the centre of the PCM to ambient temperature (note that cooling times 
were shorter for locations nearer to the walls compared to the centre of the PCM by up to 
6 minutes): 
110 minutes for 12 W  
86 minutes for 9 W  
82 minutes for 6 W  
5.5.2 Effect of orientation  
Durations at which the heater temperature can be sustained below 85 C: 
at least 118 minutes for horizontal 
at least 100 minutes for vertical 
at least 115 minutes for slanted 
Max. heater temperature at steady state: 
84 C for horizontal 
82 C for vertical 
83.5 C for slanted 
Plastic case temperatures at back side in steady state:  
85 C for horizontal 
82 C for vertical 
82.5 C for slanted 
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Plastic case temperatures at front side in steady state: 
 
43 C reached after 105 minutes for horizontal 
41 C reached after 105 minutes for vertical 
42 C reached after 105 minutes for slanted 
Freezing times (defined as time the heater was off to time the PCM cooled to 45 C) for 
the PCM at all points were: 
15 minutes for horizontal for the PCM at all points 
15 minutes for vertical for the PCM at all points 
15 minutes for slanted for the PCM at all points 
Cooling time of the centre of PCM to ambient temperature (note that cooling times were 
shorter for locations nearer to the walls compared to the centre of the PCM by up to 6 
minutes): 
96 minutes for horizontal  
93 minutes for vertical  
100 minutes for slanted  
5.5.3 Effect of cyclic melting   
The temperatures of the heater at equilibrium conditions were: 
Peak of 55 C and trough of 45 C with a fluctuation band of 10 C for the 
5-min on-off with plastic case achieved after 100 minutes or 10 cycles 
Peak of 47.5 C and trough of 35 C with a fluctuation band of 12.5 C for 
the 5-min on-off without plastic case achieved after 50 minutes 
Peak of 54 C and trough of 35 C with a fluctuation band of 35 C for the 
5-min on-off without plastic case achieved after 90 minutes or 3 cycles 
82 C for the constant power achieved after 100 minutes 
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For the back of the plastic case, the temperatures at equilibrium condition were: 
 
Peak of 62.5 C and trough of 48 C for the 5-min on-off with plastic case 
achieved after 80 minutes or 8 cycles 
82 C for the constant power achieved after 105 minutes 
For the front of the plastic case, the temperatures at steady states were: 
34 C for 5-min on-off reached after 80 minutes 
42.5 C for the constant power reached after 105 minutes  
5.6 Summary 
This study shows that a well-designed PCM thermal management system can be 
used for transient cooling applications. The effect of orientation of such applications is 
insignificant and can be safely ignored in design.  
The main consideration is the power level, which is chosen as a design criterion. 
An average value over the expected operating time of the device should be used instead 
of the peak power over the same amount of time. After adding in a safety factor, a PCM 
package can be designed which can meet not only the cooling needs of the device, but 
also the cost and size requirements.  
Another aspect to consider for a PCM thermal management system is the thermal 
resistance of the PCM to the ambient. This is important for both the transient cooling 
during the peak operation of the device and for the freezing of the PCM during low 
power times. Improvement in this respect means a smaller PCM package can be used for 
the same cooling needs.  Further R&D is needed to optimize PCM-assisted electronic 
cooling systems. 
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CHAPTER 6 
MELTING OF PCM 
In this chapter, first section discusses the numerical simulation of PCM melting 
followed by thermal characteristics of a hybrid heat sink cooler with electronic package 
in the section 6.2. Section 6.3 presents and discusses results of a series of physical 
measurements to investigate the melting behavior of PCM s for passive electronic 
cooling applications by visually observing the PCM melting pattern at different times.   
6.1 Numerical Simulation of PCM melting 
In this section, the thermal characteristics of a Phase Change Materials (PCM) 
based of thermal management system for Integrated Circuit (IC) package cooling are 
simulated using the Computational Fluid Dynamics (CFD) software, FLUENT 6.1. It is 
necessary to look into the thermal characteristics of the melting of PCMs to obtain better 
knowledge of the relative distribution of heat flow for heat transfer paths within an actual 
electronic package.  This knowledge is essential for design of a PCM cooling system to 
take advantage of the primary heat flow path from and within the package.  FLUENT 6.1 
is used to simulate the phase change of PCM within a heated package.  It employs the 
enthalpy-porosity method to solve the phase change problem. Here enthalpy is considered 
as a dependent variable in the energy equation rather than temperature.  A quantity called 
liquid fraction, , which indicates the fraction of the cell volume which is in liquid form, 
is associated with each cell in the domain and computed at each iteration, based on an 
enthalpy balance. 
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An initial simulation was conducted to validate the enthalpy-porosity method of 
melting employed in FLUENT, this is given in Appendix G.  After verification, 
simulations were conducted using different number of heat sources at various orientations 
of the computational domain to see how these factors affect the thermal characteristics of 
the phase change material. Amongst melting in various orientations, melting in the 
vertical orientation was found to be the slowest and the fastest complete melting occurred 
in the horizontal orientation.  Further simulation needs to be done in three dimensions to 
obtain more realistic results; this was beyond the scope of this thesis. 
6.1.1 Simulation of experimental problem 
A schematic diagram of the two-dimensional physical model is shown in Fig. 
6.1. Similar to the experimental setup discussed in chapter 5, the PCM (paraffin wax) is 
filled in the aluminum casing. Modeling of phase-change processes presents a significant 
challenge due to the complexity and conjunction of the involved physical phenomena 
such as volumetric expansion due to the phase change, convection in the liquid phase, 
and motion of the solid in the melt due to density differences.  
As shown in Fig. 6.1, the entire PCM enclosure is 12mm wide and 132mm high 
with 2mm thick aluminum wall, with a PCM stored in the cavity 10mm thick and 120mm 
high (PCM, silicon rubber heater, acrylic enclosure walls and aluminum enclosure walls) 
is considered for simulation. The left wall is attached to a constant heat flux source with 
50mm high to supply heat for melting of PCM. The heat source is a silicon rubber heater 
of size 50 mm by 2mm by 50 mm and is attached to the centre of the aluminum wall as 
shown in figure 6.1. From above, the PCM is exposed to ambient air. Thus, it is assumed 
that heat is transferred between the PCM and the base, the left wall, the right wall and the 
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ambient air. In all cases, the PCM used is a commercially available paraffin wax, whose 
properties given in Appendix A.  
                                    
Figure 6.1 2D Computational model   
For the phase change region in the PCM, the enthalpy-porosity method was used. 
The porosity in each computational cell is set equal to the liquid fraction in that cell. 
Accordingly, the governing equations used here for the PCM-air system are given in 
detail in Appendix G. Since the thermal process in the proposed PCM-based package is 
time dependent, initial and boundary conditions have to be set appropriately. For the 
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variable wall temperature was put at the wall of the package, with continuous or discrete 
heaters.  
The numerical solution was carried out using Fluent software. The PISO 
algorithm was used for pressure-velocity coupling. The number of computational grids 
was around 23 × 70 grids non-uniform for the 2D model after grid independence tests. 
Furthermore, after a careful examination of the preliminary calculations, the time step in 
the simulations was as small as 0.01 second. The convergence was also checked at each 
time step, with convergence criteria of 1e-04 for velocity components and 1e-7 for 
energy.   
6.1.2 Numerical results and discussion 
Since the time step is 0.01s and the real time for full melting in experiment is 
around 6000s for 12W case, the total estimated time steps are around 600,000. The 
computer time required was as high as 3-5 hours to calculate 10seconds of real time. This 
means at least few months are needed for each case to obtain accurate results. In view of 
this, only limited 2D model cases were simulated numerically for comparison purpose. 
Heat source dissipating a power of 12Watts in the vertical, inclined (45°) and horizontal 
orientations were simulated, however only vertical orientation is reported. Also carried 
out the several discrete cases, but only partial results were obtained due to the excessive 
computing time requirement.  
A uniform heat flux of 4800 W/m2 is applied on the outer left vertical wall of the 
aluminum enclosure.  The heat flux selected is the case to mimic 12 W input powers. 
Temperature and melt fraction distributions in the 2D PCM package at various times 
during melting for the 12 W cases are shown in Fig. 6.2 and Fig. 6.3, respectively. Note 
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that the temperature distribution was displayed for full region while the melt fraction 
distribution is only applicable for the PCM region. 
It can be observed from Fig. 6.3 that the evolution of temperature of the PCM 
package starts from left middle side due to the position of heater (refer to Fig. 6.1). 
Rather than conducting through the bottom walls, the heat is collected in the top part of 
the casing due to stagnation of the ambient air. When the air temperature reaches melting 
point, the PCM region near top side begins to melt and causes the temperature to increase 
from the top to the bottom in the case. When compared with the IR contours shown in 
chapter 5, the evolution of the predicted temperature contours is different. First, the 
experimental setup is three dimensional, where the heat is conducted through the outer 
aluminum walls as well. Also, the air gap in experimental case is rather small since the 
compressed can be leaked easily. 
                            
 
                       t = 300s          t = 600s         t = 900s        t = 1200s      t = 1500s       t = 1700s 
Figure 6.2 Contours of liquid fraction in the vertical orientation    
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However, for the 2D numerical model, heat can only be conducted through the bottom 
wall and the ambient air. It is noted that the bottom is not a good thermal path, which is 
also demonstrated in experiment. Hence, heat is mainly carried away by the heated air to 
the right side. The complete melting time in numerical simulation for PCM melting is 
around 6000 s. The melting time can not be compared with experimental results directly 
due to several assumptions of 2D model. 
It is necessary to carry out the model study with exact boundary conditions for 
the purpose of comparison. Although the three dimensional simulations are currently not 
practicable, we attempted the 12 W case. After two weeks of running, we obtained partial 
results. The temperature evolution for three monitored points for the 12 W cases. It is 
interesting to find that the heater temperature increases gradually from room temperature 
to 343 K at 500s, after that, due to the start of PCM melting, the heater temperature holds 
constant with time.  
Numerical result shows again advantages of using a PCM in electronic packages. 
On the other hand, for the PCM itself, before melting, the temperature is controlled below 
the melting point with gradual increase from room temperature. During melting, the 
temperature is nearly constant. However, after full melting, due to the increased thermal 
conductivity and sudden decrease- of heat capacity of the liquid PCM, the local 
temperature increases sharply above the melting point.    
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          t = 300s                    t = 600s                       t = 900s                      t = 1200s             t = 1500s   
Figure 6.3 Contours of static temperature (K) in the vertical orientation  
Fig. 6.4 shows the evolution of stream function contours with time for the 12 W 
case. Evolution of melt shapes is presented at different times. During the early times, 
melting was conduction driven and the melt later was found to be planar in shape. During 
convection dominated stage of melting, the melt shape became a combination of an 
oblique zone covering the bottom and a horizontal intrusion layer on the top. Initially, the 
heat can only carried by the left wall. After warming of the top air, the heat can be passed 
to the right wall and results in quicker melting.  
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        t = 600s                    t = 900s                    t = 1200s                   t = 1500s                  t = 1700s 
Figure 6.4 Contours of stream function (kg/s) in the vertical orientation  
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Figure 6.6 Variation of temperature along adjacent wall left of paraffin wax for a 
vertical orientation  
Complete PCM was melted after 1742s. Of the three orientations simulated, PCM 
in the vertical orientation takes the longest time to melt completely.  The maximum 
temperature along the heated wall is 358 K while that of the left wall adjacent to the PCM 
is 355 K.  As observed in figures 6.5 and 6.6, the temperature variations along the heated 
wall at 900s and at 1200s times did not change and are similar.  This could be due to the 
arrest in the further increase of temperature in response to a higher amount of heat 
towards PCM melting.  However at later times, at 1500s and at 1700s, there is a sharp 
increase in the temperature along the heated wall as shown in Fig. 6.6.  Instantaneous 
Nusselt number on the heater surface and wall were calculated but not reported due to 2D 
model accuracy. 
A well designed PCM thermal management system can be used for transient 
cooling applications for electronic devices used intermittently. The effect of orientation 
















Chapter 6 Melting of PCM 
99 
6.2 MELTING OF PCM IN HEAT SINKS WITH QFP PACKAGE 
6.2.1 PROBLEM DESCRIPTION 
The heat transfer characteristics of a latent-heat storage unit with PCM filled heat 
sink placed on electronic package have been experimentally studied in terms of the 
melting process by comparing transient times without heat sink surface. Paraffin with a 
melting point of 55 C was used in the investigations. Time based variations of the 
temperature at specified location within PCM and the die junction temperature is 
reported. Important characteristics of the phase change material paraffin wax compound 
tested in this experiment are provided in Appendix A.  
Thermal measurements are presented to investigate the thermal control of QFP 
package by monitoring chip temperature using phase change materials, and compared 
with the transient temperature and time required for complete meting with and without 
heat sink in natural convection environment. Basic details such as melting time and chip 
operation temperature to reach steady state for various chip input power levels with and 
without heat sinks, are investigated in this study.  
6.2.2 EXPERIMENTAL SETUP 
A photograph and a schematic of the handset are shown in Figs. 6.7 and 6.8, 
respectively. Two different types of standard pin fin heat sinks placed on top of the 
thermally enhanced plastic quad flat package (TEPQFP) package. The QFP package with 
dimension of 14mm x 14mm mounted on top of the FR4 printed circuit board (PCB). 
Four layers PCB with two signal and two power copper planes were designed to conform 
to JESD/EIA 51-7.  Experimental test and environments used are as described in JESD/ 
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EIA 51-6 standard. The same setup was used for evaluating PCM melting experiments 
with heat sink cooler evaluation in natural convection environment.  
             
Figure 6.7: Photograph of different views of QFP package with plate fin heat sink    
Figure 6.8: Photograph of different views of QFP with plate fin smaller heat sink  
Test vehicle used is a typical 14mm x 14mm QFP package with drop in heat 
spreader having 64 leaded. Package encapsulated with silicon die with size of 5mm x 
5mm x0.60mm. Two different standard aluminum plate fin heat sinks were used for the 
experimental study.  
The basic heat sink geometry dimensions are provided below,  
HS1: Small plate fin heat sink, 16mmx14mmx12.5mm with 6 plate fins 
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HS2: Large plate fin heat sink, 31mmx31mmx10mm with 10 plate fins 
HS3: Elliptical heat sink, 30mmx30mmx18mm with 3x11 row fins 
 Input power considered: 2 to 6 Watts.  
Time required to melt the PCM wax is inside the heat sink were compared for 
different chip power by recording die junction temperature. Melting time required to 
reach steady state on chip temperature is monitored continuously without any heat sink 
on QFP package, with heat sink and using PCM filled heat sink for comparisons. To 
understand the transient melting behavior of paraffin wax, a few thermocouples were 
placed with smaller plate fin heat sink testing as shown in Fig. 6.8. The experimental 
results are discussed in the next section.  
6.2.3 RESULTS AND DISCUSSION  
Fig. 6.9 shows the transient temperature response of the silicon chip junction 
temperature with and without heat sinks attached on top of the QFP package. 















Pkg + HS3  
Figure 6.9: Transient chip temperature response of QFP package with heat sinks  
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For the given input power of 2 watts, the steady peak chip temperature of 63.4 C 
was measured with out external heat sink attached. With smaller heat sink attached, the 
chip junction temperature decreases around 5 C and 10 C temperature drop is measured 
with large heat sink. All the experimental tests were performed in natural convection 
environment inside cubical JEDEC enclosure at an ambient temperature of 20 to 23 C. 
The temperature variation between the package case and the chip temperature difference 
is measured to be 4 to 5 C at 2 watts as shown in Fig. 6.10.   














Figure 6.10: Comparison of package case and chip temperature response  
TEPQFP package thermal resistance comparison at various times is shown in 
Fig. 6.11. Package theta-JA value of 21.0 C/W (No HS), 18.1 C/W (HS1), 15.9 C/W 
(HS2 & HS3) is estimated. Similar chip transient temperature response and theta-JA 
behavior with time is compared in Figs. 6.12 and 6.13 for input power of 2 Watts and 4 
Watts with PCM filled heat sink.   
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Pkg + HS3 
 Figure 6.11: Package theta-JA response of QFP package with heat sinks 
















Pkg + HS2 [2W]
Pkg+HS2+PCM [2W]
Pkg+HS2+PCM [4W] 
Figure 6.12: Transient chip temperature response of QFP package with heat sinks   
At 2 Watts, large PCM filled heat sink did not show any significant change from 
the one without PCM filled. This is due to non-melting of PCM at lower temperature due 
to low.  
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Pkg + HS2 [2W]
Pkg+HS2+PCM [2W]
Pkg+HS2+PCM [4W]  
Figure 6.13: Package theta-JA response of QFP package with heat sinks  
Referring to Figures 6.14 to 6.16, at 4 Watts of input power, the steady peak 
temperature of 71 C is reached within 5.5 minutes when there is no heat sink attached. 
With heat sink attached, the chip temperature reaches 53 C in 11 minutes. By placing the 
PCM filled heat sink, the chip operating temperature is well below 53 C with longer 
transient time of 53 minutes. This is significant improvement with PCM filled heat sink 
on transient time improvement of 5x to reach steady temperature. Fig. 6.16 shows the 
PCM melting effect indicating constant temperature and increased melting time.        
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Figure 6.14: No Heat sink, Tj-Ta response with time at 4 Watts     
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Figure 6.16: PCM filled heat sink (HS2), Tj-Ta response with time at 4 Watts   
Figure 6.17: PCM filled heat sink (HS2), Tj-Ta response with time at 5 Watts  
Similarly, the increase of power to 5 Watts, increases the Tj-Ta to 65 C and the 
hold time is 33 minutes with PCM filled HS2 as shown in Fig. 6.17. The same peak 
temperature response was reached using no PCM filled heat sink in 12 minutes. At 6 
Watts, the peak temperature response is 26 minutes using PCM filled HS2 (Fig. 6.18) and 
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Figure 6.18: PCM filled heat sink (HS2), Tj-Ta response with time at 6 Watts   
Figure 6.19: No Heat sink, package Tj-Ta response with time at 3.5Watts  
As shown in Fig. 6.19, at 3.5 Watts of input power, the Tj-Ta temperature 
response is 63 C in 5 minutes compared with 7 minutes 54 C with HS1 and the same is 
continued for longer duration using PCM filled heat sink, as PCM did not melt and the 
melting temperature was not reached. Hence use of PCM filled heat sink at lower power 
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Figure 6.20: Package with heat sink (HS1), Tj-Ta response with time at 3.5Watts    
Figure 6.21: PCM filled heat sink (HS1) with package, Tj-Ta response with time at 
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Figure 6.22: PCM melting temperature response with time for different power   
A smaller PCM filled heat sink setup was used by placing some internal 
thermocouples to measure PCM melting temperature with time. Figure 6.22 shows the 
internal PCM melting temperature of one the thermocouple response at various input 
power in one specific location. It is clear that PCM filled heat sink is able to show the 
transient response improvement when PCM reaches above its melting temperature 
(significant above 3.5 Watts).    
6.3 Flow visualization experiments 
This section presents and discusses results of a series of physical measurements 
to investigate the melting behavior of PCMs for passive electronic cooling applications 
by visually observing the PCM melting patterns at different times. The tests and 
orientation of experiments were nearly similar to those presented in chapter 5 
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experiments and represent continuation of this work. Experimental setup used is different 
from earlier one. Here one side was a transparent plexi-glass material.  
6.3.1 Experimental setup 
The enclosure in which the visualization experiments were performed is shown 
in Fig. 6.23. The experimental enclosure consists of a rectangular casing made of 2mm 
thick aluminum on all sides except the front side. Front side of the aluminum cover is a 
transparent perspex cover for this visualization study.  The heater used in this experiment 
is a silicon rubber heater which is similar to the one used in Chapter 5 single heat source 
input. (Size: 50 x 50 x 1.5 (mm)). For the multiple heat source input study, two different 
heat sources are used with 30 x 30 x 1.5 (mm) heater sizes. Power dissipation level was 
controlled using a variable AC transformer in parallel with a digital AC voltmeter. Heater 
input was controlled at 12 Watts for the single heater experiment and 6 Watts each for the 
dual heater experiment. The heater was attached to the back cover in all experiments and 
to the front cover for visualization.  The orientation of the enclosure of for experiment 
was made either vertical or horizontal. A series of pictures were taken and the melting 
time noted. These results, however are only qualitative.   
Figure 6.23: Single heater arrangement placed on enclosure wall 
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Figure 6.24: Two-heater arrangement on enclosure wall   
Figure 6.25: Flow visualization experimental setup 
6.3.2 Analysis of results  
Table 6.1 lists the various visualization experimental runs and the relevant 
heater positions along the enclosure wall for PCM melting. Visual melting 
observation tests were conducted using 1x 12Watts for single heater and 2x 
6Watts dual heater (as shown in Fig. 6.23 and 6.24). Heater positions were moved 
along the wall as listed in following table. Test A and Test F, melting shape 
photographs at different times are provided in this section and rest of the test 
pictures are provided in Appendix H.    
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NUMBER OF HEATERS HEATER POSITION 
A HORIZONTAL 1 CENTRE 
B HORIZONTAL 1 RIGHT 
C VERTICAL 1 CENTRE 
D VERTICAL 1 BOTTOM 
E VERTICAL 1 TOP 
F HORIZONTAL 2 CENTRE 
G VERTICAL 2 CENTRE 
  
6.3.2.1 Single heater PCM melting    
A power dissipation of 12 W was considered by placing single heater for 
studying the effect melt shapes and time with respect to enclosure orientation. The melt 
shapes inside the enclosure for Test A are presented in Fig. 6.26.  It shows the time wise 
variation of melting shapes of PCM inside the enclosure.  Initial, melt shape of the PCM 
is seen after 15 minutes.  At 25 minutes, the PCM at the center zone melted completely 
leaving solid zone at other two sides. As times increases, PCM inside the enclosure 
melted completely at around 45 minutes.    
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Figure 6.26: Horizontal enclosure with 12 W single central heat source [Test: A]  
6.3.2.2 Two heater PCM melting   
Figure 6.27 shows the time wise melt shape variations inside the enclosure for a 
power level of 2x 6 W heaters with horizontal enclosure orientation. Though the time 
taken to melt complete PCM inside the enclosure is around 43 minutes between the single 
heater and two heater arrangements, the melt shape is found to be different at different 
times based on observation.  PCM at the centre zone melts first then around the heaters 
melted. As heat is spread evenly throughout the surface, there will be a visible thinning 
of PCM throughout before it melted fully.  
t=0min t=15min t=19min t=23min 
t=25min t=28min t=32min t=35min 
t=39min t=41min t=43min t=45min 
Chapter 6 Melting of PCM 
114  
Figure 6.27: Horizontal enclosure with 2x 6W centre heat source [Test: F]  
An analysis and observation of melting of a phase change material by a uniformly 
dissipating wall mounted heat source in a rectangular was performed. Table 6.2 provides 
the summary of approximate time taken for 25%, 50%, 75% and 100% PCM melting 
inside the enclosure were reported.  For Test G, the time taken for complete PCM melting 
is 41 minutes, whereas the longest melt time observed for Test E. The time difference of 
19 minutes is significant between the test cases. Interestingly, around 25% of the PCM 
volume melted around 22 minutes for both cases, whereas the prolonged time observed 
with case E. PCM melt shape patterns is provided in Appendix H.  
It is clear from the observed melting times observation that the heat transfer 
mechanism was dominated by conduction only during the early stages of melting. During 
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the later stages, melting found to be affected significantly by free convection heat 
transfer. This is caused by PCM inside the enclosure and non-uniform wall temperature 
as well.  
Table 6.2: Comparison of PCM melting time at different state 
TEST # 
TIME TO MELT 
THROUGH 
INITIALLY 
TIME TO MELT 
ABOUT ¼ OF 
THE WAX 
TIME TO MELT 
ABOUT ½ OF 
THE WAX 
TIME TO MELT 
ABOUT ¾ OF 
THE WAX 
TIME TO MELT WAX 
FULLY 
A 17(MINS) 23 27 36 45 
B 18 22 26 39 52 
C 18 20 26 33 45 
D 17 21 25 34 50 
E 18 22 33 45 60 
F 23 26 28 33 43 
G 17 22 25 33 41 
  
In summary, more experiments and well designed optimization is required to 
design hybrid thermal design for electronic cooling using PCMs, because of complexity 
of systems. PCM experiments are usually one of the best ways in which we can obtain a 
measure of the real performance and optimization study is critical for selecting best 
design, as simulation tools require lot of improvement for PCM studies for real 
applications.  
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CHAPTER 7 
CONCLUSIONS   
1. In the initial phase of this project, a non-PCM based package study has 
demonstrated that a CFD-based thermal model for the FC-CBGA package can be 
developed successfully. This three dimensional simulation provided valuable information 
about the die junction, board and package case temperatures and package thermal 
resistance.  The numerically estimated die junction temperature and thermal resistance for 
lid and lidless was found to be in good agreement with measurements in both natural and 
forced convection environments. The effect of a lid with a heat sink attached in forced 
airflow was found to be insignificant. The effect of die size is a significant factor for 
efficient thermal power dissipation of the package.  
2. Non-PCM based studies further demonstrated that flip package junction to case 
thermal resistance can be minimized in several ways by right selection of interface 
materials, minimizing percentage of voids in assembly and achieving thinner BLT. 
Theta-JC package thermal performance for different types of lids and bare die options 
were compared. The effect of die size and BLT is critical on package theta-JC for flip 
chip packages with high power dissipation IC s. Numerical simulation provided valuable 
information about the package interface thermal resistances on substrate conductivity 
effect based on junction to board package thermal resistance. The effect of die size is a 
significant factor for efficient thermal power dissipation of the package.  
3. In the second phase of this project, application of a novel PCM-based package 
for passive thermal control of electronic devices was investigated experimentally. 
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Experimental setups of a tall enclosure with uniform and/or discrete heat sources were 
developed and tested. A well designed PCM thermal management system can be used for 
transient cooling applications. The main considerations are the power level is chosen as a 
design criterion. The PCM-based cooling technique is expected to be an attractive 
thermal management concept for transient applications. Effects of various parameters 
such as power input levels, orientation of the package to gravity, melting and/or freezing 
times were studied via experimental testing. There were discrepancies between the 
experimental and simulated results mainly due to the 2-D nature of the simulation and 
numerical results could not be validated with PCM melting investigated experimentally. 
Three dimensional simulation of the problem is needed for comparison of the results.  
4. Flow visualization study is useful to understand the PCM melting thermal 
characteristics to prolong the melting time with single/multiple heat sources attached on 
to the wall at various locations with different orientation of the enclosure. PCM-filled 
heat sink experimental test shows useful results for transient thermal control of electronic 
chip temperature when power dissipation is periodic or transient. Optimization of various 
parameters on PCM is critical depending on the cooling, application and design 
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Thermo-physical properties of PCM materials   
Table A.1 Thermo-physical properties of PCMs  
Material Gallium Paraffin wax 
Density (kg/m3) 6093 900 
Specific Heat, Cp (J/kg K) 381.5 2890 
Thermal Conductivity (W/m K) 32.0 0.24 
Dynamic Viscosity (kg m/s) 1.81×10-3 4.15×10-3 
Molecular Weight (kg/kg mol) 69.72 282 
Thermal Expansion Coefficient (1/K) 1.2×10-4 8.5×10-4 
Melting Heat (J/kg) 80160 173400 
Solidus Temperature (K) 302.93 329 
Liquidus Temperature (K) 303.93 331 
 
Table A.2 Thermo-physical properties of air and other solids used in simulation 
Materials Air Aluminum Acrylic Silicon Rubber 
Density (kg/m3) 1.225 2719 1200 1300 
Specific Heat (J/kg K)  1006.43 871 1423 1255 
Thermal Conductivity 
(W/m K) 
0.0242 202.4 0.25104 0.7532 
Dynamic Viscosity (kg m/s) 1.7894×10-6 1030 1030 1030 
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APPENDIX B: FLOW CHART 
 
FLUENT  
The flowchart below outlines the basic steps in solving a phase change 
problem. 
START GAMBIT 1.0
Select solver (FLUENT 5/6) 
Construct the model 
Define boundary types and 
continuum 
Mesh the model
Save file and export mesh for 
use in FLUENT
END of GAMBIT session 
Read the mesh file; check 
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Figure B.1 Flowchart for using FLUENT to solve phase change problems   
1
 
Set under-relaxation factors 
and convergence criteria 
Initialise problem
Patch initial temperature for 
test cell 
Set number of iterations; for 
transient problems, define 
time-step and the number of 
time-steps 
Begin iterations 
Is convergence criteria 
satisfied? 
Save data file; post-process 
the results 
Define operating and 
boundary conditions 
Define material properties 
END of FLUENT session 
Adjust under-relaxation 























APPENDIX D  
Thermocouple layout and labeling for measurements  


































Front of PCM Package, 
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Front of Simulated Device  
  
Back of Simulated Device   
Internal of PCM package 
Thermocouple q at 
the surface of PCM 
package 
Thermocouple p at 
the surface of PCM 
package 
Thermocouple s at 
the surface of plastic 
case 
Thermocouple 
o at the surface 
of PCM package 
Thermocouple s at the 
surface of plastic case 
Thermocouple l at the 
surface of PCM package  
Thermocouple n at the 
surface of PCM package 
Thermocouple m at the 
surface of between the 
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Horizontal Orientation 
1 2
Front View Side View 
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Slanted at 45 degrees Orientation 
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Front View Side View 



































































NUMERICAL SIMULATION: VALIDATION OF 
ENTHALPY POROSITY METHOD 
G.1 Numerical Simulation  
Numerical simulation of the various phase change problems in the present project 
was accomplished using the software GAMBIT 1.0 and FLUENT 6.1.  GAMBIT is the 
grid generation software attached to FLUENT.  This software allows the 2D and 3D 
creation of the geometry and grid by means of a Graphical User Interface (GUI).  It uses 
finite volume numerical procedures to solve the governing equations for fluid flow, 
momentum, pressure, species concentration, heat transfer, combustion and fluid 
properties on unstructured grids.  The computational domain of the phase-change 
problem is sub-divided into a finite set of adjacent cells known as control volumes.  The 
numerical solution involves the applying of a set of discretized governing partial 
differential equations over each cell which generates a set of simultaneous, non-linear 
algebraic equations.  The equations are then solved iteratively until a converged solution 
is obtained.  The second stage of pre-processing involves the preparation of the problem 
to be solved in FLUENT.  A solution model, in this case, Solidification and Melting , is 
first defined. The boundary conditions, operating conditions and material properties are 
set and the solution is allowed to run. For the mathematical description of the phase 
change process, the following assumptions are made: 
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(1) the PCM is homogenous, isotropic and when melted, Newtonian and 
incompressible; 
(2) the fluid flow in the melt is laminar; 
(3) the densities of the PCM in its solid and liquid form are equal; 
(4) the Boussinesq approximation is valid for natural circulation, that is, the density 
variations are considered only for their contribution to buoyancy, otherwise they 
are neglected;  
(5) the phase change takes place at a well defined temperature; 
(6) The solid PCM is fixed to the wall of the enclosure during the phase change 
process. 
G.1.1 Enthalpy Porosity Method 
An enthalpy-porosity method is used in FLUENT for modeling the phase change 
process. In the method, the absorption and evolution of the latent heat during phase 
change leads to the modification of the energy equation because the melt interface is not 
tracked explicitly.  Instead the solid-liquid interface is treated as a mushy zone with a 
width of a control volume.  The mushy zone is in turn treated as a porous zone with 
porosity equal to the liquid fraction.  The method employs the enthalpy as a dependent 
variable in the energy equation rather than the temperature.  A quantity called the liquid 
fraction, , which indicates the fraction of the cell volume which is in liquid form, is 
associated with each cell in the domain.  The liquid fraction is computed at each iteration, 
based on an enthalpy balance.  The liquid fraction can be defined as follows: 
                                0
L
H
   if T < Ts                  solid region 





    if Ts  T < Tl          mushy region           (G.1) 
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                                 1
L
H
   if T > Tl                  liquid region 
where, L is the latent heat of fusion of the PCM and H is the latent heat content of the 
PCM at that instant of time. 
The enthalpy of the PCM is computed as the sum of the sensible enthalpy, h, and the 
latent heat content H: 






dTChh                                  (G.3) 
and                                                 href   =  reference enthalpy 
                                                      Cp    =  specific heat at constant pressure 
                                                       Tref  =  reference temperature 
G.1.2 Governing Equations 
The time dependent governing conservation equations for mass, momentum and 
energy can be written in a term of superficial velocity defined as: 
u = u1 
                                                                  v = v1                                             (G.4)    
w = w1 
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Table G.1 Source terms for air and PCM   


















For the PCMs, the source terms Sx, Sy and Sz on the right hand side of the 
momentum equations are used to model the flow through the porous medium, near the 
solid-liquid interface.  A is a mushy zone constant for a given material.  It measures the 
amplitude of the damping; the higher this value, the steeper the transition of the velocity 
of the material to zero as it solidifies.  A value of 1.6×106 is recommended for isothermal 
phase change.   is a small number, typically 0.001 to prevent division by zero.
 
The equation oTTg in the source term for y momentum represents the 
Boussinesq approximation where  is the thermal expansion coefficient of the PCM while 
To is the operating temperature which is the solidus temperature of the PCM. 
G.1.3 Solution Procedure 
FLUENT solves the coupled flow and energy equations for all the iterations 
when gravity is included in the simulation parameters.  The solution of the phase change 
problem is an iteration between the energy equation, liquid fraction, equation (7.9) and 
equation (G.1) respectively and the energy source term Sh.   In the beginning, the fluid 
properties are updated based on the previous solution or if the calculation has just started, 
the fluid properties will be updated based on the initialised solution.  Fluid and 
temperature are then solved over the domain assuming a certain value for the liquid 
fraction.  However, this will not allow the equations involved in the iteration to be 
satisfied simultaneously.  An additional equation is then used to direct H in the right 
direction, making the latent heat content, H and the temperature, T consistent.  The 
equation has the form 
                                                    )TT(CHH pHn1n                     (G.10) 




In the process, equation (G.10) is applied to each control volume several times 
during an iteration to obtain the latent heat content of each control volume which is then 
converted to liquid fraction using the equation,
L
H
.  This signifies the completion of 
an iteration process and a convergence is reached upon satisfying the convergence 
criteria.  If not, the whole process will start again with the updated liquid fraction and 
other fluid properties.  If convergence is unachievable, adjusting the under-relaxation 
factors, the time-step and the convergence criteria will help.  However the later is not 
recommended as it will make the solution less accurate. 
G.2 Validation of Enthalpy-Porosity Method 
Simulation of the melting of gallium in a two-dimensional cavity is done to 
validate the enthalpy-porosity model of melting using FLUENT 6.1.  This problem was 
experimentally studied by Gau et al. [1986] and also by Brent et al. [1988].  The reason 
why the experiment by Gau et al. is mentioned as a reference is because it has been 
widely cited for the verification of numerical models 
G.2.1 Numerical validation model 
The validation model consists of a rectangular cavity in two dimensions, of size X 
= 8.89 cm and Y = 6.35 cm.  Initially, the enclosure contains solid gallium slightly below 
its melting point, at Tc = 28.3 oC.  The left wall temperature is suddenly raised to Th = 38 
oC while the right wall is maintained at the initial temperature of 28.3 °C.  The top and 
bottom walls are insulated.  The results obtained are then compared with that of past 
literature in terms of the liquid-solid interface progression.  Since validation of results is 
done with reference to the computational results of Pal [1996], the various conditions set 
will follow his.  A 42 × 32 uniform grid is used to discretise the domain and a time step 
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of 5s is used throughout the simulation.  Mushy zone constant is set to 1.6×106 which is 
recommended for isothermal phase change [1998].  The thermo-physical properties of 
gallium are given in Appendix A.         
               
                       
                                          
                      
Figure G.1 Computational domain of validation problem 
G.2.2 Geometry and Boundary Conditions 
The simulation is run for a total time of 17 minutes.  The results are presented in 
figure G.2 in the form of evolution of the melt front.  The liquid fraction plot at earlier 
time at time = 2 minutes shows a rather linear melt profile across the melt region, which 
signifies conduction as the main model of heat transfer.  As time goes by, there is a 
noticeable formation of a bulge in the top portion of the melt front which becomes more 
pronounced with time. In view of the melt front profiles, it can be deduced that heat is 
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Time = 2 minutes  
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Time = 17 minutes 
Figure G.2 Evolution of melt front with time 
An excellent agreement with the computational results of Pal can be observed 
initially.  However, as time passes, the shape of the melt front begins to differ.  The bulge 
of the validation results are more pronounced than the computational results of Pal for the 
same time.  An interesting observation is made: the shape of the melt front of the 
validation results for time = 6 minutes and 10 minutes resembles that of Pal s for time 10 
minutes and 17 minutes respectively.  The positions of the liquid-solid interface for the 
top and bottom part are nevertheless the same for all results. The discrepancies in the 
results can be due to the different software hence a slight difference in the algorithm used 
to simulate the phase-change problem. The setting of different under relaxation factors, 
discretisation methods and convergence criteria may also be the reasons for the 




FLOW VISUALIZATION EXPERIMENTS     
H.1 Single heater PCM melting       
Figure H.1: Horizontal enclosure with 12 W single right side heat source [Test: B]    
t=0min t=15min t=20min t=23min 
t=26min t=30min t=34min t=39min 
t=45min t=48min t=50min t=52min 
Appendix H 
149    
Figure H.2: Vertical enclosure with 12 W single central heat source [Test: C]       
Figure H.3: Vertical enclosure with 12 W single bottom heat source [Test: D]   
t=0min t=18min t=20min t=22min t=25min 
t=31min t=32min 
t=29min 
t=35min t=38min t=41min t=45min 
t=0min t=17min t=20min t=23min t=25min 
t=32min t=36min 
t=28min 
t=40min t=44min t=47min t=50min 
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Figure H.4: Vertical enclosure with 12 W single top heat source [Test: E] 
H.2 Two heater PCM melting   
Figure H.5: Vertical enclosure with 2 x 6W central heat source [Test: G] 
t=0min t=22min t=25min t=29min t=32min 
t=41min t=46min 
t=36min 
t=48min t=53min t=58min t=60min 
t=0min t=19min t=21min t=25min 
t=30min t=32min t=35min t=38min 
t=28min 
t=40min 
